-
VHDL实现快速傅立叶变换
VHDL实现快速傅立叶变换 -VHDL implementation VHDL implementation of Fast Fourier Transform Fast Fourier Transform
- 2022-06-14 14:36:57下载
- 积分:1
-
Verilog HDL编写的CPU模型,很经典,比较通用
Verilog HDL编写的CPU模型,很经典,比较通用-Verilog HDL prepared by the CPU model, classic, more generic
- 2022-03-21 08:58:27下载
- 积分:1
-
ofdm_baseband_design_basedon_fpga
基于Xilinx FPGA的OFDM通信系统基带设计一书的源代码 (this is source code from a book)
- 2013-06-13 22:13:52下载
- 积分:1
-
uart_tr(3)
uart_tr 异步串口通信主机 使用verilog HDL语言编写(uart_tr the host of the uart )
- 2015-06-08 21:02:17下载
- 积分:1
-
VendingMachine
VHDL Vendingmachine source
- 2013-11-02 06:19:46下载
- 积分:1
-
vhdl语言实现的频率发生器,可以产生不同的频率
vhdl语言实现的频率发生器,可以产生不同的频率-A frequency generator wirriten by VHDL, which can generate different frequecies.
- 2022-03-10 21:02:25下载
- 积分:1
-
CHANNEL_ESTIMATION_PROJECT
基于 quartus 2 的 lte 信道估计verilog hdl代码 只有功能仿真 时序仿真自己加sdc文件并且调整testbench的clk才能做出来(Estimated Verilog HDL code based Quartus lte channel only functional simulation timing simulation plus sdc file and adjust the testbench clk to do it)
- 2013-04-22 19:29:00下载
- 积分:1
-
c8
说明: QPSK 调制 与 解调的源代码 可综合 出波形(QPSK modulation and demodulation of the source code)
- 2011-03-04 00:17:17下载
- 积分:1
-
verilog中调用门级电路的实验程序,实现了门级舰模
verilog中调用门级电路的实验程序,实现了门级舰模-call Verilog gate-level circuit of the experimental procedures, to achieve a gate-level ship-mode
- 2022-10-03 09:10:04下载
- 积分:1
-
A4_Led3
led学习控制l44444444444444(led verilog led ccccccc)
- 2019-05-06 09:38:14下载
- 积分:1