-
all clock
数字钟通过verilog实现,并且支持Modelsim仿真(The digital clock is implemented by Verilog and supports Modelsim simulation)
- 2020-06-18 05:00:01下载
- 积分:1
-
flash_test_24
说明: 实现fpga 读写flash 在k7上验证(Realization of FPGA read-write flash verification on K7)
- 2020-06-18 20:00:02下载
- 积分:1
-
DDR3
spartan6 里使用DDR3IP核,有教程以及源码(spartan6 with ddr3,source and tutorial)
- 2021-01-07 08:48:52下载
- 积分:1
-
chengxu_jieshou
nrf24l01发送代码,verilog实现NRF24L01通信(NRF24L01 send code, Verilog to achieve NRF24L01 communication)
- 2017-08-09 19:04:16下载
- 积分:1
-
LVDS_RX
说明: lvds_rx IP核硬件设计代码,使用时注意LVSD_RX模块的延时参数的设置,3.5倍时钟相位的设置(Lvds IP core hardware design code, when using the attention LVSD module delay parameter settings, 3.5 times the clock phase settings)
- 2021-04-26 11:38:45下载
- 积分:1
-
nfc
近场通信的verilog描述,包含向量名定义,顶层设计等等的精确描述(Verilog description of near field communication, including the vector name is defined, an accurate description of the top-level design, etc.)
- 2015-08-11 15:27:41下载
- 积分:1
-
xilinx_usb_drivers_win10_x64
说明: win10的xilinx usb驱动,较新版本(Xilinx USB driver for win10, newer version)
- 2021-03-11 17:09:26下载
- 积分:1
-
M_M
此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
- 2013-08-29 21:36:37下载
- 积分:1
-
BGM benchmark
// DEFINES
`define BITS 32 // Bit width of the operands
`define NumPath 34
module bgm(clock,
reset,
sigma_a,
sigma_b,
sigma_c,
Fn,
dw_x,
dw_y,
dw_z,
dt,
Fn_out
);
// SIGNAL DECLARATIONS
input clock;
input reset;
input [`BITS-1:0] sigma_a;
input [`BITS-1:0] sigma_b;
input [`BITS-1:0] sigma_c;
input [`BITS-1:0] Fn;
input [`BITS-1:0] dw_x;
input [`BITS-1:0] dw_y;
input [`BITS-1:0] dw_z;
input [`BITS-1:0] dt;
- 2022-04-09 23:29:23下载
- 积分:1
-
verilog滤波器仿真
verilog程序仿真滤波器
16阶 运用加法器和乘法器 40KHZ
16位并入并出
- 2022-03-18 13:07:36下载
- 积分:1