登录
首页 » Verilog » FPGA控制LCD_Panel

FPGA控制LCD_Panel

于 2023-02-05 发布 文件大小:12.18 kB
0 59
下载积分: 2 下载次数: 1

代码说明:

本人上网下载下来并调试过的,完全实现NIOS 点亮LCD_Panel,附件是驱动部分。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • mp3codec
    it is used to compile codec
    2009-03-04 17:00:53下载
    积分:1
  • highpass
    高通滤波器的仿真(由matlab和simulink两种方法实现)源文件以及图片示例(Simulation of the high-pass filter (implemented by the two methods matlab and simulink) source files as well as images example)
    2013-03-13 18:35:25下载
    积分:1
  • assg-9-1-(lift-controller)
    Lift Controller in vhdl using process statement and state disgram
    2013-02-28 13:42:28下载
    积分:1
  • sgiarcs
    ARC firmware interface defines.
    2015-06-27 18:50:37下载
    积分:1
  • verilog 实现ML检测算法
    应用背景基于ZC706和AD9361实现MIMO无线信号的检测,接收端采用最大似然检测算法实现信号的检测。检测出发射端发送额BPSK信号。当然也可以是QPSK,16QAM,64QAM等信号。关键技术接收端需要进行信号的粗同步检测、精同步检测,粗频偏估计、精频偏估计和频偏补偿,信道估计,残留相位跟踪和最大似然检测算法来检测出发射信号。
    2023-07-09 02:10:04下载
    积分:1
  • adc0809
    1、用状态机设计A/D转换器ADC0809的采样控制电路,并在数码管上显示转换结果; 2、设置有复位和启动/保持开关,要求 ⑴ 复位开关用来使A/D转换器复位,并做好A/D转换准备; ⑵ 启动/保持开关用来控制A/D转换器开始连续转换或停止转换保持结果,即按一下启动/保持开关,启动A/D转换器开始转换,再按一下启/停开关,停止转换并保持结果。 3、采用Verilog HDL语言设计符合上述功能要求的控制电路。(1, with the state machine design A/D converter ADC0809 sampling control circuit and display the results on the digital conversion 2 is provided with a reset and start/hold switch, reset switch is used to make the request ⑴ A/D converter reset and do A/D conversion ready ⑵ start/hold switch is used to control the A/D converter starts converting or stop the conversion to maintain a continuous result that by clicking Start/hold switch, start the A/D converter to start the conversion, and then Click the start/stop switch stops the conversion and keep the results. 3, using Verilog HDL language designed to meet the functional requirements of the above-mentioned control circuit.)
    2021-01-02 21:38:57下载
    积分:1
  • fpga控制 ad7606 verilog语言
    fpga 控制ad7606,编写代码用verilog语言,实现采集函数发生器
    2022-01-25 23:44:58下载
    积分:1
  • AD5791_spi
    该代码为VHDL语言描述的AD579 SPI通讯程序,包括一些代码注解。(Thisis a SPI communication promgram of AD5791 designed with VHDL which compared with some discreption.)
    2021-04-20 14:28:50下载
    积分:1
  • FPGA-design-of-wavelet-filter
    基于Verilog的小波滤波器程序设计的总结文档。(Verilog based wavelet filter program design summary document.)
    2016-03-09 11:19:24下载
    积分:1
  • SELF CHECKING DUAL PORT RAM
    自检双端口ram自动验证特定地址的数据是否正确
    2022-03-19 13:16:57下载
    积分:1
  • 696522资源总数
  • 104047会员总数
  • 21今日下载