-
Hamming Code Verilog HDL Code
本程式是利用Verilog HDL 來實現來實現數位電路的實現,實現電路為Error Correcting Code之中的Hamming Code 來解決系統之中的錯誤位元 並且偵測位元並且還原。
- 2022-10-26 07:10:03下载
- 积分:1
-
ADC转换的verilog实现
简单的12位的AD转换实现,开发平台为vivado,开发语言为verilog。
- 2022-02-25 13:19:37下载
- 积分:1
-
VHDLdevelopment-court
vhdl数字电路设计经典教程,入门必备,非扫描版,非常清晰(vhdl digital circuit design classic handbook, entry-essential, non-scan version, very clear)
- 2011-07-13 16:23:18下载
- 积分:1
-
wide_cbf
宽带波束形成,设计FIR滤波器系数。带宽为500Hz--700Hz,采样率为3000Hz,对白噪声序列进行滤波,即得到有限带宽的宽带时域信号(Broadband beamforming design FIR filter coefficients. Bandwidth of 500Hz- 700Hz, sampling rate of 3000Hz, filtered white noise sequence, ie limited bandwidth broadband time domain signal)
- 2013-03-19 09:40:45下载
- 积分:1
-
basic_dff
spartan-3e vhdl fpga 输入用滑动按钮代替 输出用led代替(spartan-3e VHDL fpga input with sliding button instead of the output with led instead)
- 2012-04-23 16:40:17下载
- 积分:1
-
textiowrite
quartus ii 环境下,一个完整的利用TEXTIO仿真的源代码,包括读数据文件和输出数据到文件。(Under quartus ii environment, a complete simulation using TEXTIO source code, including reading data files and output data to a file.)
- 2014-02-03 23:56:30下载
- 积分:1
-
FIFO
fifi asyncronous and syncronus
- 2012-04-30 02:31:24下载
- 积分:1
-
transmittermegafunction
lvds transmitter megafunction (lvds transmitter megafunction)
- 2008-03-09 19:40:03下载
- 积分:1
-
MATLAB产生单脉冲信号的数据 exp_rom
说明: 通过MATLAB产生单脉冲信号的数据,存储下来作为verilog代码实现的DDS的数据源,用于验证DA数据的ddio的调试是否有问题。(The data of monopulse signal generated by MATLAB is stored as the data source of DDS implemented by Verilog code to verify whether the ddio debugging of DA data is problematic.)
- 2020-06-23 04:40:02下载
- 积分:1
-
fft1024
1024点fft verilog hdl(1024-point fft verilog hdl)
- 2020-09-08 20:28:02下载
- 积分:1