登录
首页 » Verilog » axilite_axistream_bfm

axilite_axistream_bfm

于 2023-04-06 发布 文件大小:22.54 kB
0 38
下载积分: 2 下载次数: 1

代码说明:

axilite_axistream_bfm,有了这个仿真模型,可以模拟AXI总线的读写时序,开发用户自定义功能的IP核,再也不用频繁的下载到FPGA开发板中测试了,也不需要使用繁琐的逻辑分析仪如chipscope、signaltap等工具调试代码,一切bug都可以在仿真过程中解决掉。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HEX_DISPLAY
    Simple vhdl description to show numbers on 7-segment s on Altera DE2 board.
    2010-02-13 21:09:15下载
    积分:1
  • sobel
    这是本人自己编写的可用于256*256大小的图像进行sobel边缘检测的vhd文件,可在QuartusII或MaxplisII下综合和仿真,并在FPGA上测试过。可以进行修改支持其他大小图像的sobel边缘检测,同时还可以实现其它的图像模块化处理算法,例如高斯滤波,平滑等。(this is my own preparation for the 256* 256 size of the image segmentation Edge Detection vhd document in the next QuartusII or MaxplisII integrated and simulation, and the FPGA tested. Can be adapted to support other size image segmentation edge detection, It can also achieve other modular image processing algorithms, such as Gaussian filtering, smoothing and so on.)
    2020-07-09 21:08:55下载
    积分:1
  • UART_Verilog
    UART_Verilog,,,,,,UART_VerilogUART_VerilogUART_VerilogUART_VerilogUART_VerilogUART_VerilogUART_VerilogUART_Verilog
    2022-07-09 16:44:04下载
    积分:1
  • dianzhen
    基于FPGA的16*16点阵中文LED显示,另带有几个简单的中文汉字的点阵数据。(FPGA-based 16* 16 dot matrix Chinese LED display, and the other with a few simple lattice data Chinese characters.)
    2014-05-30 21:47:37下载
    积分:1
  • 北斗定位系统卫星下行信号的基带处理部BDSSS-Transmie
    北斗定位系统卫星下行信号的基带处理部分——基于FPGA的的直接序列扩频发射机的设计与仿真。,已通过测试。 (Beidou positioning system satellite downlink signal baseband part- based on the design and simulation of the FPGA direct sequence spread spectrum transmitter. , Has been tested.)
    2012-10-04 00:05:36下载
    积分:1
  • VMD642_CPLD
    本例程位于 VMD642_CPLD目录中。 使用 CPLD 实现辅助译码、LED 指示灯控制、看门狗等各种逻辑控制电路。源程序使 用 Verilog HDL书写,编译开发系统使用 Cypress公司的 Warp 6.3。(This routine is located VMD642_CPLD directory. Using CPLD implementation auxiliary decoding, LED indicator control, watchdog, and other logic control circuitry. Written using Verilog HDL source code, the compiler development system using Cypress' s Warp 6.3.)
    2013-09-13 13:59:52下载
    积分:1
  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • syn_rd_wr_fifo
    该代码实现了FPGA对USB芯片68013的读写,语言是VERLOD,试验通过。(The code to achieve the FPGA read and write 68013 on the USB chip, the language is VERLOD, through the test. )
    2015-05-02 14:34:16下载
    积分:1
  • FPGA
    fpga 设计全攻略,很好的fpga入门提高资料(the fpga design Raiders, good fpga the Getting Started improve data)
    2012-12-09 19:03:23下载
    积分:1
  • DS28E01
    用verilog语言实现加密芯片DS28E01的调用操作命令。(Using Verilog language to achieve the encryption chip DS28E01 call operation commands.)
    2021-03-17 09:49:21下载
    积分:1
  • 696522资源总数
  • 104047会员总数
  • 21今日下载