-
VGA
FPGA简单VGA彩条显示程序驱动程序640*480(FPGA simple VGA color display Driver 640* 480)
- 2013-11-22 09:14:35下载
- 积分：1
-
Verilog
基于FPGA的16QAM调制解调设计，以及仿真实现(Design of 16QAM Modulation and Demodulation Based on FPGA)
- 2021-02-19 16:29:44下载
- 积分：1
-
T13_USB
本示例为基于FPGA红色飓风一代IDS-EP1C6/12开发板的USB传输，实现了pc端接收来自FPGA开发板的数据，并显示条纹，具体使用说明见解压后的说明文档。(This example is based on red hurricane generation FPGA development board' s USB transfer IDS-EP1C6/12 realized pc client receives the data from the FPGA development board and display stripes, detailed instructions, see the documentation after decompression.)
- 2011-01-05 15:10:38下载
- 积分：1
-
scramble
VHDL编写加扰和解扰程序，程序连在一起仿真正确，并通过下板子抓数据验证程序没问题-Write scrambling and descrambling program, VHDL program together properly simulation, and data validation procedures is caught by the board no problem
- 2022-03-03 18:10:46下载
- 积分：1
-
fpga_video_game-master
在开发板EGO1上实现的直升机飞行游戏，随时间的累积，速度不断加快，数码管显示积分( Helicopter game in verilog)
- 2021-05-07 07:58:37下载
- 积分：1
-
Booth 型乘法器
Booth 算法使用 Verilog HDL 实现用于 16 位乘法签名和未经签名的数字。展位乘数作品上的添加和转移操作的二进制数。
- 2022-05-10 15:46:34下载
- 积分：1
-
game
反应速度测试小游戏，最小外设cpld游戏，带设计说明书(Reaction speed test games, the minimum peripheral cpld game, with design specifications)
- 2010-05-14 18:42:57下载
- 积分：1
-
hdb3_v3
Quartus环境下使用Verilog编写的HDB3编解码程序，RTL和时序仿真已过(Quartus under the environment of a HDB3 protocol procedures written in Verilog, RTL and timing simulation has be passed)
- 2015-11-24 21:56:05下载
- 积分：1
-
MIPSTOP
说明： misp顶层文件，verilog实现misp架构，并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
- 2020-06-18 04:40:02下载
- 积分：1
-
DLX-pipeline-in-verilog
verilog实现DLX指令集5段流水线(5 stage DLX pipeline implemented in verilog)
- 2013-08-24 22:59:48下载
- 积分：1
