登录
首页 » VHDL » verilog实现的“并行输入、并行输出移位寄存器”

verilog实现的“并行输入、并行输出移位寄存器”

于 2023-06-06 发布 文件大小:526.00 B
0 123
下载积分: 2 下载次数: 1

代码说明:

verilog实现的“并行输入、并行输出移位寄存器”-verilog to achieve a " parallel input, parallel output shift register"

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl-cordic-atan-master
    说明:  Implementation of CORDIC atan block in VHDL
    2019-05-14 16:51:26下载
    积分:1
  • 96x96数字复用/解复用SPI
    96x96 Digital MUX/DEMUX via SPI
    2023-08-24 02:45:04下载
    积分:1
  • 俩个比较好的计数器的vhdl代码:一个是n位通用计数器,一个是的用到的语法比较全面。是比较好的学习资料...
    俩个比较好的计数器的vhdl代码:一个是n位通用计数器,一个是的用到的语法比较全面。是比较好的学习资料-Both a relatively good counter VHDL code: one is the generic n-bit counter, one is the syntax used in the more comprehensive. Is a better learning materials
    2022-02-21 03:30:56下载
    积分:1
  • show frequency measurement, external 24MHz crystal oscillator, the data show tha...
    显示频率测量,外接24MHz晶振,显示数据为三位,分四个档来测量-show frequency measurement, external 24MHz crystal oscillator, the data show that three, four hours to measure stalls
    2022-03-16 13:33:43下载
    积分:1
  • xapp953
    Two-Dimensional Rank Order Filter Author: Gabor Szedo
    2012-05-15 02:50:41下载
    积分:1
  • 21ic下载_16QAM调制解调器设计与FPGA实现
    基于FPGA的16QAM调制器设计与实现(Design and implementation of 16QAM modulator based on FPGA)
    2018-06-14 21:57:50下载
    积分:1
  • 异步FIFO
    自己编写的同步和异步FIFO的verilog代码,验证过,有可靠性(Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.)
    2020-07-03 07:00:02下载
    积分:1
  • usbFPGAconnect
    该例程是PC机通过FX2-CY7C68013-A的USB2.0控制芯片与FPGA实现通信。其中的工程和代码包括PC机上的USB固件程序、驱动程序、上位机程序,FPGA上的VERILOG通信程序。(The routine is a PC, through the FX2-CY7C68013-A of the USB2.0 controller chip and the FPGA to achieve communication. One of the projects and code, including PC, the USB firmware, drivers, FPGA' s Communication Program)
    2021-04-08 15:19:00下载
    积分:1
  • 9826
    针对AD9826驱动设计的Verilog代码,主要是配置ccd采样的设计(The Verilog code is designed for AD9826, to configuration ccd sampling )
    2020-07-16 21:48:50下载
    积分:1
  • 4-16.doc
    4-16译码器,用VHDL编写的,可以直接下载到可编程逻辑器件中(4-16 decoder, written with VHDL, can be directly downloaded to the programmable logic device)
    2010-11-24 15:13:14下载
    积分:1
  • 696522资源总数
  • 104049会员总数
  • 30今日下载