登录
首页 » Verilog » addersubtractor

addersubtractor

于 2023-08-03 发布 文件大小:2.67 kB
0 25
下载积分: 2 下载次数: 1

代码说明:

AVIAddXSubs是一个简单易用的免费程序,用于转换原始srt文件的字幕视频。如果您的硬件播放机无法直接从srt显示字幕,或者即使这样做,结果也不令人满意,那么它的服务将非常有用。使用AVIAddXSubs并转换srt,您可以使用多种选项来配置有关字体、字体大小的字幕;

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CodedLOCK
    基于FPGA的电子密码锁设计与实现,语言是VHDL语言,有注释(FPGA-based design and implementation of electronic locks, language is VHDL language, annotated)
    2013-08-27 21:37:06下载
    积分:1
  • Interleaver_Deinterleaver
    通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。(Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.)
    2021-04-17 15:18:53下载
    积分:1
  • 20190718
    uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 吠陀2x2
    模块vedic_2_x_2(A,B,C  ;);
    2022-05-14 14:46:13下载
    积分:1
  • SRIO-phy-code
    SRIO接口物理层的实现代码,非常复杂,完全自己用verilog编写,支持5G速率,可以作为开发参考(SRIO interface implementation code, the physical is very complex, completely written in verilog, support rate of 5 g, will be helpful to the development)
    2020-10-01 11:57:42下载
    积分:1
  • base_4_fft
    基4FFT原理及MATLAB实现,基本原理,编程思想等(base——4 FFT principle and MATLAB implementation, the basic principles of programming ideas, etc.)
    2016-01-28 16:52:37下载
    积分:1
  • CLOCK1027
    设计了一个电子时钟,功能包括定点报时,设置闹钟,校时等(Designed an electronic clock, features include fixed-point timekeeping, setting alarms, school hours, etc.)
    2018-07-01 18:11:41下载
    积分:1
  • FSM
    It is the FSM implemented in Xylinx 14.7 on FPGA
    2015-09-28 15:50:09下载
    积分:1
  • fir4btp
    4tap FIR filter in verilog code
    2014-01-13 22:30:58下载
    积分:1
  • i2c 模块大师 & 奴隶
    现在我做的一些项目使用 i2cwhile wellso 我在这里做项目,i2c 奴隶啊不努力获取一些有关它的信息这里是 i2c 主代码
    2022-05-15 03:13:05下载
    积分:1
  • 696522资源总数
  • 104047会员总数
  • 21今日下载