登录
首页 » VHDL » XLINX V5 芯片的DDR SDRAM参考设计

XLINX V5 芯片的DDR SDRAM参考设计

于 2023-08-29 发布 文件大小:452.17 kB
0 26
下载积分: 2 下载次数: 1

代码说明:

The xapp851.zip archive includes the following subdirectories. The specific contents of each subdirectory below:   tl   - HDL design files   sim   - simulation files   synth - Synthesis related files   par   - Place/Route related files 以及DDR SDRAM控制器设置.pdf文件

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rfid_re
    VHDL实现 DDS。大家共享吧,一起学习,一起进步(VHDL realize DDS. U.S. to share it with learning, with progress)
    2008-05-16 15:12:13下载
    积分:1
  • 作为一个简明的教程,主要宗旨是让初学者快速地了解FPGA/SOPC(可编程片上系统)开发的流程。...
    作为一个简明的教程,主要宗旨是让初学者快速地了解FPGA/SOPC(可编程片上系统)开发的流程。-As a simple tutorial, the main purpose is to enable beginners to understand Express FPGA/SOPC (system on programmable chip) development process.
    2022-02-05 10:08:14下载
    积分:1
  • RapidIO_avalonst
    RapidIO:使用Avalon-ST直通接口的实现方法,可以在fpga上实现(rapidio altera)
    2017-05-31 22:50:11下载
    积分:1
  • demo6-beep
    说明:  demo6 蜂鸣器实验 蜂鸣器演奏音乐(demo6 buzzer buzzer experiment playing music)
    2020-12-27 22:59:02下载
    积分:1
  • IOLED
    基于单片机显示原理的IO和LED显示原理(Based on the principle of IO chip and LED display shows the principle)
    2011-09-02 17:09:24下载
    积分:1
  • FPGA
    基于FPGA的FFT处理器的实现,适合做fpga的工程技术人员参考-FPGA-based realization of the FFT processor, suitable for the engineering and technical personnel fpga reference
    2022-09-26 01:05:03下载
    积分:1
  • decoder_38
    这是基于Quartus2 开发环境和verilog hdl语言写的38译码器(This is based development environment and Quartus2 verilog hdl language used to write decoder 38)
    2013-08-04 09:53:07下载
    积分:1
  • AT89C51-DPSK
    基于单片机和FPGA实现DPSK调制解调的功能和分类比较。(MCU and FPGA implementation based on DPSK modulation and demodulation functions and classification comparison.)
    2011-01-06 19:16:16下载
    积分:1
  • EDA VHDL modules commonly used procedure, the time
    EDA中常用模块VHDL程序,不同时基的计数器由同一个外部是中输入时必备的分频函数。分频器FENPIN1/2/3(50分频=1HZ,25分频=2HZ,10分频=5HZ。稍微改变程序即可实现)-EDA VHDL modules commonly used procedure, the time- with a counter by the external input is required when the sub-frequency functions. Frequency Divider FENPIN1/2/3 (50 1HZ frequency = 25 = 2HZ-frequency, frequency = 10 points Stripper. A slight change in procedure can be realized)
    2022-07-02 21:52:46下载
    积分:1
  • cordic
    verilog编写的数字信号发生器NCO用CORDIC方法实现产生sin cos信号,流水线结构,简单实用。(verilog prepared by the digital signal generator NCO using CORDIC method implementation generate sin cos signal, pipelined architecture, simple and practical。)
    2021-04-09 11:38:59下载
    积分:1
  • 696522资源总数
  • 104049会员总数
  • 30今日下载