-
EasyWifiRadar
EasyWifiRadar.zip r ok
- 2014-04-12 20:24:43下载
- 积分:1
-
XAPP200_ddr_sdram_64b
Xapp 200 64 bit DDR SDRAM design files for Xilinx Vertix
- 2011-01-19 09:45:06下载
- 积分:1
-
7485比较器
mux2to1.vhd二选一电路mux2_1.vhd二选一电路mux2_1.bdf二选一电路mux3to1.vhd三选择电路mux3to1_1.vhd三选一选一个电路mux4to1.vhd 4
- 2023-03-31 09:20:04下载
- 积分:1
-
performance with rayleigh
说明: matlab bpsk with rayleigh performance expirement
- 2020-06-24 21:40:01下载
- 积分:1
-
48_4.12
网络通信中的MII接口
通常将4位nibble数据送出,此程序将4位数据组合成8位数据并行输出(8比特==1个字节)。。完全可用
同时包含84转换(The MII network interface usually sent four nibble data, this procedure will be 4-bit data into 8-bit parallel output data (8 bits == 1 byte). . Completely available at the same time contains 84 conversion)
- 2009-04-21 13:43:45下载
- 积分:1
-
Verilog HDL language proficiency of a good cpu code
veriloghdl语言熟练的一个很好的cpu代码
- 2022-10-31 00:00:03下载
- 积分:1
-
State.Machine.Coding.Styles.for.Synthesis(状态机,英文,VHDL)
State.Machine.Coding.Styles.for.Synthesis(状态机,英文,VHDL)-State.Machine.Coding.Styles.for.Synthesis (FSM, English, VHDL)
- 2023-06-02 11:25:02下载
- 积分:1
-
Driver-for--Agilent
本程序用以驱动安捷伦频谱仪和脉冲信号发生器,以产生格雷码波形。(It is aim to driver the PSG and ESA to generate Golay.)
- 2013-01-17 15:28:20下载
- 积分:1
-
基于FPGA的八位RISC CPU的设计
基于FPGA的八位RISC CPU的设计-FPGA-based RISC CPU design eight ....
- 2022-04-07 11:51:38下载
- 积分:1
-
我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点...
我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点-I write the program in verilog hdl,it is used to control the tft lcd
- 2022-05-07 11:30:04下载
- 积分:1