登录
首页 » VHDL » ACO-OFDM

ACO-OFDM

于 2021-04-13 发布 文件大小:70KB
0 186
下载积分: 1 下载次数: 72

代码说明:

  ACO-OFDM sdakldjas seuekdsjakdnskd

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 5
    说明:  5. 在三条径的瑞利信道中,对于直接序列扩频: (1) 请设计DS-CDMA一种具体的码分导引辅助的信道估计方法,接收机分别采用等均益合并、最大比合并。用Simulink进行仿真,画出比特信噪比与信道估计均方误差的关系曲线和比特信噪比与误码率的关系曲线。 (2) 设频率已经同步,请设计DS-CDMA一种具体的单停顿滑动相关时间同步方法,用Simulink进行仿真,画出比特信噪比与捕获概率的关系曲线。 (3) 设时间已经同步,请设计DS-CDMA一种具体的频率同步方法,用Simulink进行仿真,画出比特信噪比与频率同步误差的关系曲线。(5. In three-path Rayleigh channel, for direct sequence spread spectrum: (1) please design a specific code division navigation aided channel estimation method for ds-cdma, and adopt equal-beneficial combination and maximum ratio combination for receivers respectively.Simulink is used to simulate and draw the relationship curve between bit SNR and channel estimation mean square error and the relationship curve between bit SNR and bit error rate. (2) assuming that the frequency has been synchronized, please design a specific single-stop sliding correlation time synchronization method ds-cdma, Simulink simulation, draw the relationship between the bit SNR and the acquisition probability curve. (3) if the time has been synchronized, please design a specific frequency synchronization method ds-cdma, Simulink simulation, draw the relationship between the bit SNR and frequency synchronization error curve.)
    2019-01-15 10:58:23下载
    积分:1
  • multihop-ofdm-atp
    注水算法,多跳系统,ofdm信道、功率分配使容量最大化(Water-filling algorithm, ofdm channel power distribution)
    2012-10-16 15:26:22下载
    积分:1
  • 5g-ldpc-master
    说明:  CONVERT A MATRIX TO LOWER TRIANGULAR MATRIX
    2020-06-17 04:00:01下载
    积分:1
  • RTU
    四方公司CSC300E远动机的程序,里面包括104、101、cdt、disa等规约的代码,要保密!(CSC300EA FOR RTU)
    2012-07-13 13:14:02下载
    积分:1
  • gmsk_new
    GMSK modulation code.
    2020-11-14 19:39:42下载
    积分:1
  • Whuaawei-WCDMC
    WCDMA无线接口物理层,经典典WCDMA无线接口物理层,经典 (WCDMA radio interface physical layer, the classic typical WCDMA radio interface physical layer, the classic)
    2012-08-05 11:42:44下载
    积分:1
  • DDR_interface
    高速DDR存储器数据接口设计实例. 1. 将文件拷入硬盘 2. 产生DQS模块 3. 产生DQ模块 4. 产生PLL模块 5. 拷贝以上步骤生成的文件到子目录【Project】中 6. 打开子目录【Project】中的DataPath.qpf工程,设计顶层模块 7. 编译并查看编译结果 (High-speed DDR memory interface design data. 1. Copyed into the document hard disk 2. DQS generated module 3. Have a DQ module 4. Have a PLL module 5. Copies of the above steps to generate a document to a subdirectory 【Project】 6. Open the subdirectory 【Project】 DataPath.qpf in engineering, design top-level module 7. compilers to compile the results and see)
    2009-04-27 11:52:56下载
    积分:1
  • hart-protocol
    The HART Application Guide has been created by the HART Communication Foundation (HCF) to provide users of HART products with the information necessary to obtain the full benefits of HART digital instrumentation. The HART communication protocol is an open standard owned by the more than 100 member companies in the HCF. Products that use the HART protocol to provide both analog 4–20 mA and digital signals provide flexibility not available with any other communication technology.
    2013-03-08 14:46:24下载
    积分:1
  • vrnash
    印度尼西亚大学电子学院的的OFDM程序,非常好,(The OFDM program of the School of Electronics at the University of Indonesia is very good,)
    2019-03-27 17:51:16下载
    积分:1
  • verilog_16QAM.rar
    使用verilog实现全数字16QAM调制器,载波频率1MHZ,数据比特流的速率为100Kbps,(the modulation of 16QAM based on FPGA)
    2009-12-07 21:20:07下载
    积分:1
  • 696518资源总数
  • 105877会员总数
  • 14今日下载