登录
首页 » VHDL » srio

srio

于 2017-07-09 发布 文件大小:2145KB
0 224
下载积分: 1 下载次数: 45

代码说明:

  fpga平台实现srio通信,以及srio端口寄存器设计。(FPGA platform to achieve sRIO communication, as well as sRIO port register design.)

文件列表:

mnl_avalon_spec.pdf
sys_mnt_m.v
sys_mnt_m.zip
ug_rapidio.pdf

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • YFP
    Think of ASP Trojan hunt 思易ASP木马追捕(Think of ASP Trojan hunt Siyi, the ASP Trojans.)
    2019-04-19 06:37:57下载
    积分:1
  • hanming
    Verilog HDL语言编写的汉明编码及解码器,附有时序仿真文件(Verilog HDL language encoding and decoding Hamming, with timing simulation file)
    2017-06-22 15:56:38下载
    积分:1
  • 6_USB_to_SDHC_Lab
    altera max10 USB demo,使用了phy,把开发板配置成U盘模式(altera max10 USB demo,using PHY device,design a U pan)
    2015-10-22 20:47:49下载
    积分:1
  • aa
    说明:  会发声的批处理 会发声的批处理 会发声的批处理(hui fa sheng)
    2013-06-21 16:38:50下载
    积分:1
  • sed1335
    design the connecter between dsp and sed12
    2008-08-09 20:36:13下载
    积分:1
  • AsyncUdpSocket-lcheng
    udp通讯聊天程序 支持组播,ios,支持objective-c(udp chat program to support multicast communication, ios,objective-c)
    2013-09-23 16:54:46下载
    积分:1
  • angularvelocity
    说明:  无陀螺捷联惯导系统角速度解算,基于六加速度计立方体模型。(GFSINS system angular velocity solver, based on the six-accelerometer cube model.)
    2008-09-18 16:26:45下载
    积分:1
  • zixiechengxu
    用verilog编写的包含有与DSP通信,三电平svpwm实现的程序,(Written in verilog contains communicate with the DSP, three-level svpwm realize the procedures)
    2021-04-18 15:28:51下载
    积分:1
  • HelloCpp
    cocos2dX下文字输入显示,用tinyxml,label和CCRenderTexture实现滚动文字(cocos2dX input text)
    2013-01-04 11:55:20下载
    积分:1
  • reader
    实现verilog读写txt文件,从sut.txt从读取数据,进行操作后,写入out.txt(Realize verilog read and write txt file)
    2020-11-15 21:29:41下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载