-
anjian_xd
说明： Verilog实现按键消抖，工程，已下板验证通过。(Verilog achieves keystroke jitter elimination. The project has been validated on the lower board.)
- 2020-06-19 10:40:02下载
- 积分：1
-
PID电机位置控制v2.0
说明： PID电机位置控制源码—库函数版本STM32程序(PID motor position control source - library function version)
- 2020-11-17 14:04:01下载
- 积分：1
-
DOSBox emulates a full x86 pc with sound and dos. Its main use is to run old dos...
DOSBox emulates a full x86 pc with sound and dos. Its main use is to run old dosgames on platforms which don t have dos(win2K/XP/linux/FreeBSD/Mac OS X)-DOSBox emulates a full x86 pc with sound and dos. Its main use is to run old dosgames on platfo rms which do not have dos (win2K/XP/linux/FreeB SD/Mac OS X)
- 2023-03-04 21:05:03下载
- 积分：1
-
lcd
接口技术实验，实现在LCD上倒计时，程序中可设置起始时间。(lcd set time)
- 2011-12-20 09:06:05下载
- 积分：1
-
JSP课程设计：物流管理系统
JSP课程设计：基于J2EE的网络物流系统，采用java三层构架技术开发的U/T 网络物流系统实现了对商品库存信息，供应商信息，商品信息，入库商品信息，出库商品信息的便捷管理。
[关键词] ：电子商务 网络技术 物流技术 Java技术 物流技术、物流业、三层架构技术、U/T网络物流系统
数据库文件夹里是数据备份文件，数据库用的是MySql
开发工具用的是Eclipse+MyEclipse+Tomcat5.5
- 2022-10-22 11:55:03下载
- 积分：1
-
Automatic Image Segmentation using 2D Multistage Entropy
Automatic Image Segmentation using 2D Multistage Entropy
- 2022-09-15 02:55:02下载
- 积分：1
-
pro_matlab_bb.m
分支定界法（branch and bound）是一种求解整数规划问题的最常用算法。这种方法不但可以求解纯整数规划，还可以求解混合整数规划问题。分支定界法是一种搜索与迭代的方法，选择不同的分支变量和子问题进行分支。(Branch and bound (branch and bound) is one of the most commonly used algorithms for integer programming problems. This method can not only solve pure integer programming, but also solve mixed integer programming problems. Branch and bound is a search and iterative method, which selects different branch variables and sub problems to branch.)
- 2020-11-02 15:39:53下载
- 积分：1
-
newton迭代解非线性方程组（Matlab）
matlab中用牛顿迭代法求解非线性方程组。(The Newton iteration method is used to solve the nonlinear equations in MATLAB.)
- 2018-05-26 14:45:45下载
- 积分：1
-
NGIS控件DELPHI567得使用与设计
NGIS控件DELPHI567得使用与设计-each country controls Delphi 5 6 7 in the use and design
- 2022-12-30 07:30:04下载
- 积分：1
-
This is an extension of sign example. You can design your own traffic sign by us...
This is an extension of sign example. You can design your own traffic sign by using Verilog. And the result from Verilog can be seen by the attached C file.
- 2022-02-24 22:18:42下载
- 积分：1
