登录
首页 » WINDOWS » amc516_fmc212_v6.2

amc516_fmc212_v6.2

于 2021-03-20 发布 文件大小:33203KB
0 176
下载积分: 1 下载次数: 1

代码说明:

  FPGA board based code

文件列表:

amc516_fmc212
amc516_fmc212\CHANGELOG
amc516_fmc212\documentation
amc516_fmc212\documentation\VadaTech DAQ Series DMA application note.pdf
amc516_fmc212\documentation\VadaTech DAQ System Reference Guide.pdf
amc516_fmc212\fpga
amc516_fmc212\fpga\daq_amc516_fmc212
amc516_fmc212\fpga\daq_amc516_fmc212\binary
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\amc516_fmc212.bit
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\daq_amc516_fmc212.mcs
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\daq_amc516_fmc212.prm
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B0\debug_nets.ltx
amc516_fmc212\fpga\daq_amc516_fmc212\binary\B1
amc516_fmc212\fpga\daq_amc516_fmc212\binary\generate_flash_mcs.tcl
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO create flash image (B=0) .txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO create flash image (B=1).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO upgrade FPGA (B=0).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\HOWTO upgrade FPGA (B=1).txt
amc516_fmc212\fpga\daq_amc516_fmc212\binary\make_fpga_image.tar.gz
amc516_fmc212\fpga\daq_amc516_fmc212\project
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx\project_release_2015.4.xpr
amc516_fmc212\fpga\daq_amc516_fmc212\project\amc516_xxx_223_xxx\project_release_2016.4.xpr
amc516_fmc212\fpga\daq_amc516_fmc212\source
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516_fmc212.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\constraints\daq_amc516_fmc212_clock.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\daq_amc516.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\.Xil\.axil_iic.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore\axil_iic.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\.Xil\.axil_iic.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516\ipcore_2015.4\axil_iic.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_amc516_fmc212.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\daq_dac_fifo.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil\.axis_128_256.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\.Xil\.dac_fifo.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\axis_128_256.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore\dac_fifo.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4\axis_128_256.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_dac_fifo\ipcore_2015.4\dac_fifo.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\axil_spi_sdio.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\convert_ob_2s.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\daq_fmc212.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ev12as200azp.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\fmc212_io.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_cc_data.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.ad9129_reset.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc12j4000_bypass_dc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.adc_data_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc212_io_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc225_clock.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.fmc225_io_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_4x_support.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x_phy.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.jesd204_8x_support.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.reset_iserdes_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\.Xil\.trigger_sel_cc.xcix.lock
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\adc_clock.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\adc_data_cc.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\fmc212_clock.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\fmc212_io_cc.xcix
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\doc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\doc\jesd204_v7_1_changelog.txt
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\hdl
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\hdl\jesd204_v7_1_rfs.v
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xci
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt.xml
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_rx_startup_fsm.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_sync_block.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt\example_design\jesd204_8x_support_phy_gt_tx_startup_fsm.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_cpll_railing.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_init.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_multi_gt.vhd
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\ip_0\jesd204_8x_support_phy_gt_ooc.xdc
amc516_fmc212\fpga\daq_amc516_fmc212\source\daq_fmc212\ipcore\jesd204_8x_support\ip_0\jesd204_8x_support_phy.xci

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TupinAPSAR09
    这个是Tupin教授在09年APSAR会议上做的近来相关高分辨率SAR图像处理的总结PPT,值得推荐。(This is a Professor in 2009 APSAR Tupin do on the recent meeting of high-resolution SAR image processing related to a summary of PPT, is recommended.)
    2011-04-22 20:59:25下载
    积分:1
  • VB实用小程序实例源码集
    VB实用小程序实例源码集,考察的技术要点比较多,比如涉及到了窗体界面设计、数据库、字符处理、鼠标特效_动画光标、系统菜单_图形菜单、系统设置_回收站、系统时钟、窗体_切换控制、文件阅读_读取txt等内容,每一个源码都可以在VB6.0环境下编译运行,是学习的好资料。
    2023-01-01 01:25:04下载
    积分:1
  • 7-Zip GUI.app
    轻量方便的家压缩软件,方便地进行压缩解压缩(Excellent de compress tool)
    2019-03-28 20:39:59下载
    积分:1
  • VRPTW-ga-master
    python源码,利用遗传算法解决VRPTW问题,包含所有过程步骤(solve the VRPTW by GA(Python cord))
    2020-11-18 20:19:38下载
    积分:1
  • 演示程序,数字应该是任意的,我们必须先输入…
    本演示程序中,人数n应为任意的,首先应输入一个值赋给初始报数上限m,程序应能自动保存出列人的序号和将出列的人所持的密码赋给m,再次作为报数上限,如此循环,直至所有人都出列为止。-The demonstration program, the number n should be arbitrary, we must first enter a value assigned to the initial reported that the maximum number of m, the procedure should be able to automatically save a list of the serial number of people and held out the password assigned to m, again reported as the maximum number of such cycles, until all that far out.
    2022-03-07 19:25:59下载
    积分:1
  • satellite-network-tdma
    运用OPNET建立卫星通信网中多址接入方式TDMA模型(Establishment of a satellite communication network using OPNET in the TDMA multiple access model)
    2020-12-11 19:19:17下载
    积分:1
  • ThreeMNienP
    3机9节点电力系统模型的simulink实现(three machines nine nodes electronic system)
    2017-12-27 23:16:57下载
    积分:1
  • 正弦信号发生器 而且频率可调 幅度也可调
    正弦信号发生器 而且频率可调 幅度也可调-Sinusoidal signal generator and an adjustable frequency range of adjustable
    2022-08-19 23:35:15下载
    积分:1
  • IM_sync_frame
    说明:  induction motor modeling in synchronous reference frame
    2020-06-25 03:20:02下载
    积分:1
  • complex_reverberation
    说明:  可实现海洋混响信号统计模型的建立,发射信号为LFM或单频信号,参数可调,得到的模型很好的符合混响的统计特性(It can establish the statistical model of marine reverberation signal. The transmitted signal is LFM or single frequency signal, and the parameters can be adjusted. The model is in good agreement with the statistical characteristics of reverberation.)
    2020-06-16 22:00:01下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载