FPGA时序约束和timequest timing analyzer
于 2018-06-06 发布
文件大小:78KB
0 178
下载积分: 1
下载次数: 5
代码说明：
约束所有时钟（包括你的设计中特有的时钟）对准确的时序分析结果而言是必不可少的。Quartus II TimeQuest Timing Analyzer为各种各样的时钟配置和典型时钟提供许多SDC命令。(Constraining all clocks, including the clocks unique to your design, is essential for accurate timing analysis results. The Quartus II TimeQuest Timing Analyzer provides many SDC commands for a variety of clock configurations and typical clocks.)
下载说明：请别用迅雷下载，失败请重下，重下不扣分！
发表评论
