登录
首页 » Verilog » project1

project1

于 2020-06-23 发布 文件大小:8KB
0 254
下载积分: 1 下载次数: 0

代码说明:

  使用system verilog编写的一系列代码。包括二进制码与格雷码转换,优先编码器,38解码器,计数器等等(system verilog code with testbench.)

文件列表:

problem3\npriority.sv, 1218 , 2019-07-17
problem3\npriority.sv.bak, 1274 , 2019-07-17
problem3\nprioritytb.sv, 696 , 2019-07-17
problem3\nprioritytb.sv.bak, 471 , 2019-07-17
problem4\binarytogray.sv, 203 , 2019-07-18
problem4\binarytogray.sv.bak, 203 , 2019-07-18
problem4\binarytograytb.sv, 361 , 2019-07-18
problem4\binarytograytb.sv.bak, 362 , 2019-07-18
problem4\graytobinary.sv, 328 , 2019-07-18
problem4\graytobinary.sv.bak, 308 , 2019-07-18
problem4\graytobinarytb.sv, 319 , 2019-07-18
problem4\graytobinarytb.sv.bak, 2 , 2019-07-18
problem5\D Flip-flop.sv, 275 , 2019-07-18
problem5\D Flip-flop.sv.bak, 277 , 2019-07-18
problem5\D flip-floptb.sv, 475 , 2019-07-18
problem5\D flip-floptb.sv.bak, 477 , 2019-07-18
problem6\counter.sv, 263 , 2019-07-18
problem6\counter.sv.bak, 265 , 2019-07-18
problem6\countertb.sv, 297 , 2019-07-18
problem6\countertb.sv.bak, 295 , 2019-07-18
problem1\fulladder.sv, 340 , 2019-07-17
problem1\fulladderTB.sv, 403 , 2019-07-17
problem1\fulladderTB.sv.bak, 320 , 2019-07-17
problem1\fulladdertb.vhd.bak, 325 , 2019-07-17
problem2\decoder1.sv, 338 , 2019-07-17
problem2\decoder1.sv.bak, 339 , 2019-07-17
problem2\decoder1tb.sv, 284 , 2019-07-17
problem2\decoder1tb.sv.bak, 284 , 2019-07-17
problem2\decoder2.sv, 380 , 2019-07-17
problem2\decoder2.sv.bak, 380 , 2019-07-17
problem2\decoder2tb.sv, 418 , 2019-07-17
problem2\decoder2tb.sv.bak, 809 , 2019-07-16
problem2\decoder3.sv, 87 , 2019-07-16
problem2\decoder3.sv.bak, 2 , 2019-07-16
problem2\decoder3tb.sv, 282 , 2019-07-16
problem2\decoder3tb.sv.bak, 284 , 2019-07-16
problem3, 0 , 2019-07-18
problem4, 0 , 2019-07-18
problem5, 0 , 2019-07-18
problem6, 0 , 2019-07-18
problem1, 0 , 2019-07-18
problem2, 0 , 2019-07-18

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AP-MT7620N-V16-SPI-DDR1-2L-2X2-121128
    MT7620N SCH&PCB,you can reference it to design yourselef.
    2020-06-23 09:00:01下载
    积分:1
  • zhengjiV
    双闭环正激电路仿真,已验证输出,效果稳定,(Double closed-loop circuit simulation, verified output, stable effect,)
    2017-06-20 18:31:59下载
    积分:1
  • serial_adder
    串行加法器的vhdl描述,用两个移位寄存器和一个全加器,一个d触发器实现(The VHDL description of the serial adder, with two shift registers and a full adder, a D trigger)
    2020-11-10 21:19:46下载
    积分:1
  • ngspice-manual
    spice user Mannual is one kind mannal to inroduce how to build up the simulation files step by step
    2018-07-09 13:19:40下载
    积分:1
  • EM78P451_PG019_SPI
    EM78P451 SPI官方使用程序,内涵主机模式、从机模式已经.INC头文件。(EM78P451 SPI The official use program, the connotations of the host mode, the slave mode has.INC header file.)
    2018-01-09 14:34:48下载
    积分:1
  • 电子时钟
    基于51单片机的简易电子时钟,能实现校时。(Electronic clock, can achieve timing.)
    2020-06-23 12:00:02下载
    积分:1
  • RTL8370N_8_port_with_led_link_data
    rtl8370单芯片8口千兆交换机原理图(Rtl8370 single chip 8 gigabit switch schematic diagram)
    2020-06-20 20:20:02下载
    积分:1
  • 190426
    说明:  一个高性能麦克风电路设计,电路具有高保真润色好等等特点(A High Performance Microphone Circuit Design)
    2020-06-16 13:20:02下载
    积分:1
  • Texas Instruments
    说明:  Texas Instruments常用元件库 TI Analog Timer Circuit.IntLib TI Logic Flip-Flop.IntLib TI Logic Gate 1.IntLib TI Logic Gate 2.IntLib TI Logic Latch.IntLib TI Logic Switch.IntLib TI Power Mgt Voltage Reference.IntLib TI Power Mgt Voltage Regulator.IntLib Texas Instruments Footprints.PcbLib等等(Texas Instruments TI Analog Timer Circuit.IntLib TI Logic Flip-Flop.IntLib TI Logic Gate 1.IntLib TI Logic Gate 2.IntLib TI Logic Latch.IntLib TI Logic Switch.IntLib TI Power Mgt Voltage Reference.IntLib TI Power Mgt Voltage Regulator.IntLib Texas Instruments Footprints.PcbLib)
    2019-11-28 16:50:42下载
    积分:1
  • 例程 appendix
    MC68340驱动TNT4882,实现GPIB接口通讯(TNT4882 in an MC68340 System)
    2020-06-29 03:20:01下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载