FPGA Design Patterns_100

代码说明：

  LABVIEW工程完整程序，FPGA模块设计(LABVIEW engineering complete program, FPGA module design)

文件列表：

FPGA Design Patterns\dir.mnu, 4647 , 2010-07-27
FPGA Design Patterns\Enable Based Handshaking 4 Wire.vit, 13016 , 2010-07-27
FPGA Design Patterns\Examples, 0 , 2010-07-29
FPGA Design Patterns\Examples\dir.mnu, 4621 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access, 0 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\dir.mnu, 4673 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\FPGA, 0 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\FPGA\_SubVIs, 0 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\FPGA\_SubVIs\Multiplexing A Shared Resource_Access.vi, 223893 , 2010-07-27
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\FPGA\dir.mnu, 3883 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\FPGA\Multiplexing A Shared Resource_Access_FPGA Main.vi, 63987 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\Multiplexing a Resource_Access Project.vi, 13620 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\Multiplexing a Resource_Access.aliases, 95 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\Multiplexing a Resource_Access.lvlps, 86 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\Multiplexing a Resource_Access.lvproj, 22408 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Access\Multiplexing a Resource_Access_Host Main.vi, 60008 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute, 0 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\dir.mnu, 4745 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\FPGA, 0 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\FPGA\_SubVIs, 0 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\FPGA\_SubVIs\Multiplexing A Shared Resource_Distribute.vi, 229925 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\FPGA\dir.mnu, 3879 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\FPGA\Multiplexing a Resource_Distribute_FPGA Main.vi, 67788 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\Multiplexing a Resource_Distribute Project.vi, 13622 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\Multiplexing a Resource_Distribute.aliases, 95 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\Multiplexing a Resource_Distribute.lvlps, 86 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\Multiplexing a Resource_Distribute.lvproj, 22551 , 2010-07-29
FPGA Design Patterns\Examples\Multiplexing a Resource_Distribute\Multiplexing a Resource_Distribute_Host Main.vi, 43456 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation, 0 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\dir.mnu, 4572 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA, 0 , 2010-07-23
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs, 0 , 2010-07-27
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\DMA Mux Routine.vi, 205827 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\DMA Mux Routine_State.ctl, 4454 , 2010-07-22
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\DMA Mux Routine_Variables.ctl, 4978 , 2010-07-27
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Gen Unit Test_Pulse Gen & Trigger.vi, 50109 , 2010-07-20
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Gen Unit Test_Pulse Gen.vi, 48279 , 2010-07-20
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Generate Pulses Routine.vi, 28283 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Generate Pulses Routine_Modes.ctl, 4402 , 2010-07-22
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Generate Pulses Routine_Settings.ctl, 4889 , 2010-07-27
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Generate Pulses State Machine.vi, 49645 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Generate Pulses State Machine_State Variables.ctl, 5250 , 2010-07-22
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Generate Pulses State Machine_State.ctl, 4460 , 2010-07-22
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Read Local FIFOs.vi, 116328 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\_SubVIs\Triggering Routine.vi, 45898 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\dir.mnu, 3811 , 2010-07-23
FPGA Design Patterns\Examples\Timing and Pulse Generation\FPGA\Timing and Pulse Generation_FPGA Main.vi, 122989 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\Timing and Pulse Generation Example.aliases, 91 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\Timing and Pulse Generation Example.lvlps, 85 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\Timing and Pulse Generation Example.lvproj, 69780 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\Timing and Pulse Generation Project.vi, 13503 , 2010-07-29
FPGA Design Patterns\Examples\Timing and Pulse Generation\Timing and Pulse Generation_Host Main.vi, 69809 , 2010-07-29
FPGA Design Patterns\FPGA Design Templates Project.aliases, 47 , 2010-07-29
FPGA Design Patterns\FPGA Design Templates Project.lvlps, 85 , 2010-07-27
FPGA Design Patterns\FPGA Design Templates Project.lvproj, 9522 , 2010-07-27
FPGA Design Patterns\FPGA Design Templates Project.vi, 13533 , 2010-07-29
FPGA Design Patterns\FPGA State Machine.vit, 7799 , 2010-07-27
FPGA Design Patterns\Multiplexing A Shared Resource_Access.vit, 168322 , 2010-07-27
FPGA Design Patterns\Multiplexing A Shared Resource_Distribute.vit, 173882 , 2010-07-27
FPGA Design Patterns\Utility VIs, 0 , 2010-07-22
FPGA Design Patterns\Utility VIs\Detemine Ready for Input.vi, 13800 , 2010-07-22
FPGA Design Patterns\Utility VIs\Determine Output Valid.vi, 17286 , 2010-07-23
FPGA Design Patterns\Utility VIs\dir.mnu, 1872 , 2010-07-22