-
ethernet_mac-master
ethernet mac vhdl verilog basic
- 2019-03-30 15:47:25下载
- 积分：1
-
ZTEWinCE_V1_2
ZTEWelink Wireless Module Driver User Guide for WinCE-V1.2
- 2019-01-15 09:29:45下载
- 积分：1
-
mini2440-qtopia
mini2440上qtopia应用程序开发步骤(arm-qtopia版本)(mini2440 steps on the qtopia application development (arm-qtopia version))
- 2009-12-04 15:49:16下载
- 积分：1
-
mise-0.1
类似simulink的小程序，在网上找到的，希望对大家有用。。(Similar simulink small program, found on the Internet, we want to be useful. .)
- 2014-05-04 14:54:23下载
- 积分：1
-
SampllingKinds
The following file contains three types of digital communications sampling. Contains ideal sampling, natural sampling and ZOH sampling, operate only for one single frequency signal, can be modified to add multiple signals with a base frequency. Greetings, I hope it helps.
- 2020-09-11 15:18:01下载
- 积分：1
-
Solving
说明： 求解双层规划问题常用的算法有极点算法、直接搜索法、下降法和非数值优化方法(如模拟退火算法、遗传算法等)，遗传算法的求解思路是：首先对上层的决策变量编码，代人下层规划模型，通过求解下层模型的决策变量值，代入上层模型计算适应度值，然后进行交叉、变异、选择操作，最后求出最优解。(Solving Bilevel Programming Problems with pole algorithm commonly used algorithms, direct search method, descent and non-numerical optimization methods (such as simulated annealing, genetic algorithms, etc.), genetic algorithm for solving approaches: the first on the top of the decision variable coding, on behalf of the were lower programming model, by solving the lower model of decision variables values into the upper model on behalf of the fitness value, and then crossover and mutation, select Options, and finally get the best solution.)
- 2010-04-07 13:21:06下载
- 积分：1
-
LDPC_BSN
随机方法构造的LDPC码，码长可变，无四环(random ldpc,code length can be changed)
- 2021-04-18 11:38:52下载
- 积分：1
-
SPMS_deal
SPMS deal 模块，SPMS deal 模——(SPMS deal 模块)
- 2013-11-08 20:57:16下载
- 积分：1
-
TheResearchAndIPDesignOfSMBusBasedSmartBattery
本文研究了SMBus
规范，介绍了典型的基于片上系统（SoC）设计的知识产权核（IP）实现，采用自顶向下
(Top-down)的集成电路设计方法完成了设计，并架构了基于总线功能模型(BFM)的验证平台
完成功能仿真，顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有
良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
- 2009-03-26 12:16:53下载
- 积分：1
-
Estimation-Theory
Solution Manual to Fundamentals of Statistical Signal Processing - Estimation Theory
By Steven M.Kay
- 2020-10-12 23:57:32下载
- 积分：1
