-
mit_signal_process2004-2005
mit 的数字信号处理考试试卷，可以参考，理解老美的学习思路。(mit digital signal processing exam papers, see, learn to understand the old ideas of beauty.)
- 2011-02-10 08:14:40下载
- 积分：1
-
ACO
Requires matlab coding of target tracking using ACO.the algorithm is provided in the base paper attached
- 2012-10-18 19:01:06下载
- 积分：1
-
ricefadingandrayleighfading
瑞丽衰落和莱斯衰落的对比
瑞利衰落（Rayleigh Fading）：在无线通信信道中，由于信号进行多径传播达到接收点处的场强来自不同传播的路径，各条路径延时时间是不同的，而各个方向分量波的叠加，又产生了驻波场强，从而形成信号快衰落称为瑞利衰落。瑞利衰落属于小尺度的衰落效应，它总是叠加于如阴影、衰减等大尺度衰落效应上。(rice fading and rayleigh fading)
- 2016-05-22 20:17:39下载
- 积分：1
-
FEI
假设在一个ad hoc网络中，移动节点的发射功率PTx总是恒定的。要发送数据的移动节点总是先监听信道，测量接收到的信号功率X，其中X= I + N, I为接收到的干扰，N是噪声。移动节点只有在X＜INThre时，才可以发射。式中，INThre为背景噪声门限。
在仿真中，我们规定每个移动节点的发射功率是常数，PTx = 1W；接收节点接收机的灵敏度Smin = -80 dBm；信号质量 min = 2 dB；系统的背景噪声门限INThre = 1.2e-10。
(Assuming in an ad hoc network, mobile node s transmission power is always constant PTX. To send data to the mobile node always monitor channel, measuring the received signal power X, which X = I+ N, I was received interference, N is the noise. Mobile node only when X <INThre when it is fired. Where, INThre threshold for background noise. In the simulation, we require that each mobile node s transmission power is constant, PTx = 1W receiver node receiver sensitivity Smin =-80 dBm signal quality )
- 2008-01-05 11:21:40下载
- 积分：1
-
xiazai2
一个异步电机直接转矩控制系统的仿真模型。(A simulation model of direct torque control system for asynchronous motor is presented.)
- 2019-05-10 08:48:46下载
- 积分：1
-
j
说明： modulation classification
- 2010-06-23 21:09:13下载
- 积分：1
-
pso_ERHCM
一个粒子群优化算法的实例，对于初步学习者是一个不错的学习实例。(An example of particle swarm optimization algorithm for the initial learner is a good learning example.
)
- 2009-11-16 17:07:57下载
- 积分：1
-
1
说明： 对彩色图像进行K均值的图像分割，可用于模式识别(K on the mean color image segmentation, can be used for pattern recognition)
- 2010-12-06 11:18:16下载
- 积分：1
-
Data-Analysis-and-Graphics
projected coordinate systems
- 2013-01-15 22:16:31下载
- 积分：1
-
FORM.LDPC
Low-density parity-check (LDPC) codes have recently
emerged due to their excellent performance. However, the
parity check (H) matrices of the previous works are not
adequate for hardware implementation of encoders or
decoders. This paper proposes a hybrid parity check
matrix which is efficient in hardware implementation of
both decoders and encoders. The hybrid H-matrices are
constructed so that both the semi-random technique and
the partly parallel structure can be applied to design
encoders and decoders.
- 2014-11-09 23:42:23下载
- 积分：1
