登录
首页 » Verilog » verilog HDL

verilog HDL

于 2020-09-04 发布
0 278
下载积分: 1 下载次数: 4

代码说明:

说明:  DS18B20温度模块,LCD1602显示(DS18B20 Temperature Module, LCD1602 Display)

文件列表:

verilog HDL, 0 , 2014-07-04
verilog HDL\DS1802, 0 , 2014-06-24
verilog HDL\DS1802\da0832.v, 1575 , 2014-06-24
verilog HDL\DS1802\da0832.v.bak, 703 , 2014-06-24
verilog HDL\DS1802\da18.asm.rpt, 7835 , 2014-06-24
verilog HDL\DS1802\da18.cdf, 320 , 2014-06-24
verilog HDL\DS1802\da18.done, 26 , 2014-06-24
verilog HDL\DS1802\da18.dpf, 1179 , 2014-06-24
verilog HDL\DS1802\da18.fit.rpt, 178115 , 2014-06-24
verilog HDL\DS1802\da18.fit.smsg, 513 , 2014-06-24
verilog HDL\DS1802\da18.fit.summary, 593 , 2014-06-24
verilog HDL\DS1802\da18.flow.rpt, 8211 , 2014-06-24
verilog HDL\DS1802\da18.map.rpt, 53006 , 2014-06-24
verilog HDL\DS1802\da18.map.smsg, 405 , 2014-06-24
verilog HDL\DS1802\da18.map.summary, 457 , 2014-06-24
verilog HDL\DS1802\da18.pin, 20250 , 2014-06-24
verilog HDL\DS1802\da18.pof, 524475 , 2014-06-24
verilog HDL\DS1802\da18.qpf, 1260 , 2014-06-24
verilog HDL\DS1802\da18.qsf, 4611 , 2014-06-24
verilog HDL\DS1802\da18.sof, 358317 , 2014-06-24
verilog HDL\DS1802\da18.sta.rpt, 696995 , 2014-06-24
verilog HDL\DS1802\da18.sta.summary, 4593 , 2014-06-24
verilog HDL\DS1802\da18.v, 542 , 2019-05-28
verilog HDL\DS1802\da18.v.bak, 304 , 2014-06-24
verilog HDL\DS1802\db, 0 , 2014-06-24
verilog HDL\DS1802\db\da18.(0).cnf.cdb, 2012 , 2014-06-24
verilog HDL\DS1802\db\da18.(0).cnf.hdb, 1101 , 2014-06-24
verilog HDL\DS1802\db\da18.(1).cnf.cdb, 44832 , 2014-06-24
verilog HDL\DS1802\db\da18.(1).cnf.hdb, 3250 , 2014-06-24
verilog HDL\DS1802\db\da18.(2).cnf.cdb, 16937 , 2014-06-24
verilog HDL\DS1802\db\da18.(2).cnf.hdb, 2489 , 2014-06-24
verilog HDL\DS1802\db\da18.(3).cnf.cdb, 5900 , 2014-06-24
verilog HDL\DS1802\db\da18.(3).cnf.hdb, 1779 , 2014-06-24
verilog HDL\DS1802\db\da18.amm.cdb, 541 , 2014-06-24
verilog HDL\DS1802\db\da18.asm.qmsg, 2184 , 2014-06-24
verilog HDL\DS1802\db\da18.asm.rdb, 1407 , 2014-06-24
verilog HDL\DS1802\db\da18.asm_labs.ddb, 11843 , 2014-06-24
verilog HDL\DS1802\db\da18.cbx.xml, 86 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.bpm, 831 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.cdb, 70605 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.hdb, 19204 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.kpt, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.logdb, 15176 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp.rdb, 21475 , 2014-06-24
verilog HDL\DS1802\db\da18.cmp_merge.kpt, 201 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd, 746340 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd, 745247 , 2014-06-24
verilog HDL\DS1802\db\da18.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd, 740378 , 2014-06-24
verilog HDL\DS1802\db\da18.db_info, 138 , 2014-06-24
verilog HDL\DS1802\db\da18.fit.qmsg, 32721 , 2014-06-24
verilog HDL\DS1802\db\da18.hier_info, 6304 , 2014-06-24
verilog HDL\DS1802\db\da18.hif, 3888 , 2014-06-24
verilog HDL\DS1802\db\da18.idb.cdb, 9158 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.html, 1588 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.rdb, 491 , 2014-06-24
verilog HDL\DS1802\db\da18.lpc.txt, 1926 , 2014-06-24
verilog HDL\DS1802\db\da18.map.bpm, 794 , 2014-06-24
verilog HDL\DS1802\db\da18.map.cdb, 20473 , 2014-06-24
verilog HDL\DS1802\db\da18.map.hdb, 18502 , 2014-06-24
verilog HDL\DS1802\db\da18.map.kpt, 5908 , 2014-06-24
verilog HDL\DS1802\db\da18.map.logdb, 4 , 2014-06-24
verilog HDL\DS1802\db\da18.map.qmsg, 22241 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.cdb, 1160 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.hdb, 9277 , 2014-06-24
verilog HDL\DS1802\db\da18.map_bb.logdb, 4 , 2014-06-24
verilog HDL\DS1802\db\da18.pre_map.cdb, 69273 , 2014-06-24
verilog HDL\DS1802\db\da18.pre_map.hdb, 15598 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv.hdb, 15467 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv_sg.cdb, 69775 , 2014-06-24
verilog HDL\DS1802\db\da18.rtlv_sg_swap.cdb, 1339 , 2014-06-24
verilog HDL\DS1802\db\da18.sgdiff.cdb, 28163 , 2014-06-24
verilog HDL\DS1802\db\da18.sgdiff.hdb, 16655 , 2014-06-24
verilog HDL\DS1802\db\da18.sld_design_entry.sci, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.sld_design_entry_dsc.sci, 197 , 2014-06-24
verilog HDL\DS1802\db\da18.smart_action.txt, 6 , 2014-06-24
verilog HDL\DS1802\db\da18.smp_dump.txt, 2884 , 2014-06-24
verilog HDL\DS1802\db\da18.sta.qmsg, 102622 , 2014-06-24
verilog HDL\DS1802\db\da18.sta.rdb, 51148 , 2014-06-24
verilog HDL\DS1802\db\da18.sta_cmp.8_slow_1200mv_85c.tdb, 74031 , 2014-06-24
verilog HDL\DS1802\db\da18.syn_hier_info, 0 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fastest_slow_1200mv_0c.ddb, 148200 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fastest_slow_1200mv_85c.ddb, 147904 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.fast_1200mv_0c.ddb, 319194 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.slow_1200mv_0c.ddb, 322669 , 2014-06-24
verilog HDL\DS1802\db\da18.tiscmp.slow_1200mv_85c.ddb, 322212 , 2014-06-24
verilog HDL\DS1802\db\da18.tis_db_list.ddb, 231 , 2014-06-24
verilog HDL\DS1802\db\logic_util_heursitic.dat, 22308 , 2014-06-24
verilog HDL\DS1802\db\prev_cmp_da18.qmsg, 160270 , 2014-06-24
verilog HDL\DS1802\incremental_db, 0 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions, 0 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.db_info, 138 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.cdb, 29719 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.dfp, 33 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.hdb, 18932 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.kpt, 199 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.logdb, 4 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.cmp.rcfdb, 34011 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.cdb, 20314 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.dpi, 1261 , 2014-06-24
verilog HDL\DS1802\incremental_db\compiled_partitions\da18.root_partition.map.hbdb.cdb, 604 , 2014-06-24

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DatagramChannelTest
    Test for DatagramChannel Source Code for Andriod.
    2014-02-17 14:55:18下载
    积分:1
  • main7
    说明:  matlab仿真LDPC码,对采样点数进行PPM编码,此代码加了保护时隙(The LDPC code is simulated by matlab, and the sampling points are encoded by PPM, which adds protection time slot.)
    2020-06-17 07:40:01下载
    积分:1
  • MIMOSignalsAndSystemsMatlab
    说明:  This is the document about MIMO
    2019-11-08 03:28:20下载
    积分:1
  • ofdm16qam
    说明:  实现了64qam,16qam和QPSK的误码率仿真(The bit error rate simulation of 64qam, 16QAM and QPSK is realized.)
    2020-07-01 13:20:02下载
    积分:1
  • cordic
    实现可连续输入数据做三角函数变换处理,通过verilog代码实现,(It realizes triangular function transformation for continuous input data.)
    2020-06-21 22:40:01下载
    积分:1
  • 代码
    说明:  基于MATLAB编程实现m序列、gold序列、kasami小集序列,并分析各自的自相关,互相关性能。(Based on MATLAB programming, m-sequence, gold sequence and Kasami small set sequence are realized, and their autocorrelation and cross-correlation performance are analyzed.)
    2020-08-14 09:13:24下载
    积分:1
  • BPSK_coding
    BPSK仿真程序,简短有效,误码率分析,经典,快速(BPSK Simulation)
    2013-12-11 20:00:58下载
    积分:1
  • test_sam
    说明:  实现了polar在BEC信道下的编译码,画出了误码率图像(The encoding and decoding of polar in BEC channel is realized, and the bit error rate image is drawn.)
    2019-04-09 15:37:28下载
    积分:1
  • 天线选择技术
    说明:  MIMO多信道系统的matlab代码,可完整运行(MIMO multi-channel system matlab code, can run completely)
    2020-12-16 10:29:28下载
    积分:1
  • Watterson
    短波信道watterson模型的建模仿真,已经编译通过。(Watterson HF channel modeling and simulation model has been compiled through.)
    2021-04-01 10:29:07下载
    积分:1
  • 696516资源总数
  • 106642会员总数
  • 12今日下载