登录
首页 » VHDL » OFDM-system-FPGA-design

OFDM-system-FPGA-design

于 2020-06-06 发布
0 309
下载积分: 1 下载次数: 2

代码说明:

说明:  OFDM基带处理的书籍和论文,以及发送和接收端源码。(OFDM baseband processing books and papers, as well as send and receive source code.)

文件列表:

OFDM-system-FPGA-design\ofdm.pdf, 1999988 , 2007-03-21
OFDM-system-FPGA-design\RECEIVER\CFO_CORRECTION.RAR, 412206 , 2008-07-11
OFDM-system-FPGA-design\RECEIVER\CHANNEL_EQUALIZER.RAR, 226041 , 2008-07-12
OFDM-system-FPGA-design\RECEIVER\DEINTERLEAVER.RAR, 170899 , 2008-07-12
OFDM-system-FPGA-design\RECEIVER\DESCRAMBLER.RAR, 136506 , 2008-07-12
OFDM-system-FPGA-design\RECEIVER\FRAME_DETECTION.RAR, 282684 , 2008-07-11
OFDM-system-FPGA-design\RECEIVER\PHASE_TRACKING.RAR, 193302 , 2008-07-11
OFDM-system-FPGA-design\RECEIVER\QAM16_DEMAPPING.RAR, 153089 , 2008-07-12
OFDM-system-FPGA-design\RECEIVER\SAMPLING_FREQUENCY_SYNCHRONIZATION.RAR, 448197 , 2008-07-13
OFDM-system-FPGA-design\RECEIVER\TIMING_SYMCRONIZATION.RAR, 153608 , 2008-07-11
OFDM-system-FPGA-design\RECEIVER\VITERBI.RAR, 148804 , 2008-07-13
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\CLK_GENERATOR_SUMMARY.HTML, 2317 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\CLOCK_GENERATOR.ISE, 261062 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\CLOCK_GENERATOR.ISE_ISE_BACKUP, 261062 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\CLOCK_GENERATOR.RESTORE, 48790 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\CLOCK_GENERATOR.V, 2790 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\CLOCK_GENERATOR_SUMMARY.HTML, 2319 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CLOCK_GENERATOR\CLOCK_GENERATOR\DCM1.XAW, 3690 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.ASY, 910 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.EDN, 28681 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.SYM, 1374 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.V, 4899 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.VEO, 3059 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.VHD, 5200 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.VHO, 3829 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1I.XCO, 2327 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.ASY, 910 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.EDN, 28680 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.SYM, 1373 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.V, 4899 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.VEO, 3059 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.VHD, 5200 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.VHO, 3829 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM1R.XCO, 2330 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.ASY, 910 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.EDN, 28681 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.SYM, 1374 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.V, 4899 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.VEO, 3059 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.VHD, 5200 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.VHO, 3829 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2I.XCO, 2327 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.ASY, 910 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.EDN, 28681 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.SYM, 1374 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.V, 4899 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.VEO, 3059 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.VHD, 5200 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.VHO, 3829 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\BRAM2R.XCO, 2327 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\CP_ADDER.ISE, 292575 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\CP_ADDER.ISE_ISE_BACKUP, 291731 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\CP_ADDER.RESTORE, 49433 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\CP_ADDER.V, 4329 , 2014-08-19
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\CP_ADDER.V.bak, 4333 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\CP_ADDER_SUMMARY.HTML, 2291 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\CP_ADDER\TEMPLATES\COREGEN.XML, 6209 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_16QAM_MAP\DATA_16AM_MAP.ISE, 257088 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_16QAM_MAP\DATA_16AM_MAP.ISE_ISE_BACKUP, 256226 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_16QAM_MAP\DATA_16AM_MAP.RESTORE, 48715 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_16QAM_MAP\DATA_16QAM_MAP.V, 2703 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_16QAM_MAP\DATA_16QAM_MAPPER_SUMMARY.HTML, 2315 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_16QAM_MAP\DATA_16QAM_MAP_SUMMARY.HTML, 2312 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\CONV_ENCODER.V, 708 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\DATA_CONV_ENCODE.ISE, 260211 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\DATA_CONV_ENCODE.ISE_ISE_BACKUP, 260211 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\DATA_CONV_ENCODE.RESTORE, 48753 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\DATA_CONV_ENCODE.V, 6674 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\DATA_CONV_ENCODER_SUMMARY.HTML, 2324 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_CONV_ENCODE\DATA_CONV_ENCODE_SUMMARY.HTML, 2323 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.ASY, 424 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.EDN, 17535 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.SYM, 687 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.V, 4231 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.VEO, 2969 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.VHD, 4267 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.VHO, 3551 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\COUNT24.XCO, 1820 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DATA_INTERLEAVER.ISE, 294858 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DATA_INTERLEAVER.ISE_ISE_BACKUP, 294858 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DATA_INTERLEAVER.RESTORE, 49584 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DATA_INTERLEAVER.V, 7043 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DATA_INTERLEAVER_SUMMARY.HTML, 2323 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.ASY, 910 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.EDN, 20098 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.SYM, 1374 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.V, 4911 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.VEO, 3065 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.VHD, 5222 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.VHO, 3841 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM.XCO, 2450 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.ASY, 907 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.EDN, 12942 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.MIF, 96 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.SYM, 1418 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.V, 4504 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.VEO, 3060 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.VHD, 4828 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.VHO, 3855 , 2008-03-18
OFDM-system-FPGA-design\TRANSMITTER\DATA_INTERLEAVER\DATA_INTERLEAVER\DINT_RAM2.XCO, 1811 , 2008-03-18

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Low-Complexity-PAPR-Reduction-Technique-for-STBC-
    Selective mapping algorithm is proposed to reduce the peak-to-average power ration (PAPR) in MIMO-OFDM system. It is proved that the conjugate symbols on two antennas have the same PAPR property with orthogonal space-time block coded (STBC). By using the characteristic, the computational complexity cost and the side information (SI) is significantly reduced compared with the concurrent SLM algorithm. Simulation results demonstrate that the performance of the proposed algorithm outperforms the conventional concurrent SLM algorithm.
    2014-01-01 06:04:45下载
    积分:1
  • IEC-61850标准[中文.完整版]
    说明:  IEC-61850标准分析完整中文版(自用)(IEC-61850 standard analysis)
    2020-08-18 16:08:21下载
    积分:1
  • ofdm1
    OFDM系统,包括系统的编码,调制,转换,发送,时间同步,频率同步(OFDM systems, including system encoding, modulation, conversion, send, time synchronization, frequency synchronization)
    2012-05-24 22:54:28下载
    积分:1
  • DQPSK
    (1)建立DQPSK调制和解调 SIMULINK仿真模型,评估其在AWGN信道和瑞利衰落信道下的误码率性能(画出信噪比变化时的误码率曲线); (2)基于(1)建立的SIMULINK仿真模型,分别在AWGN信道和瑞利衰落信道下发送一个实际音频文件,在接收端实时播放出来((1) the DQPSK modulation and demodulation SIMULINK simulation model is established to evaluate the bit error rate performance under the AWGN channel and the Rayleigh fading channel (the bit error rate curve when the signal to noise ratio changes). (2) based on the (1) established SIMULINK simulation model, a real audio file is sent under the AWGN channel and the Rayleigh fading channel respectively, and it is played on the receiving end in real time.)
    2021-04-13 15:48:56下载
    积分:1
  • N(0,1)
    默认产生(0,1)的高斯随机数,参数可调(Gauss random number (0,1) is generated by default with adjustable parameters.)
    2019-01-08 17:40:07下载
    积分:1
  • RS_BCH
    说明:  本压缩包收集了较为经典的几种关于BCH和RS编译码的matlab程序,以及通信系统的仿真等。供大家参考学习,搬运整理而得(This compression package collects several classical matlab programs about BCH and RS coding and decoding, as well as the simulation of communication system. For your reference and study, handling and sorting out)
    2019-05-02 18:00:48下载
    积分:1
  • 大规模天线检测 传递算法
    说明:  大规模天线检测,运用近似消息传递算法,仿真实验(Massive MIMO detection by implement AMP)
    2019-05-26 13:21:26下载
    积分:1
  • csk_coherent
    混沌键控中的CSK:ccoherent_csk simulink搭建模型(Chaos Shift Keying in the CSK: ccoherent_csk simulink model structures)
    2009-07-04 11:02:46下载
    积分:1
  • FSK
    通过2FSK通信系统综合设计实验,加强对2FSK调制器与解调器的通信技术电路理解,学会查寻资料、方案比较,以及设计计算环节。学会对所学基本理论知识的综合运用;掌握使用Multisim软件的操作方法(Through the comprehensive design experiment of 2FSK communication system, we need to enhance the understanding of the communication technology of 2FSK modulator and demodulator, learn to search for data, compare schemes, and design calculation links. Learn the comprehensive application of basic theoretical knowledge and master the operation method of using Multisim software)
    2018-01-08 20:48:23下载
    积分:1
  • antenday
    Chuong trinh ve do thi buc xa cua anten day va anten mang (theo dang 2D va 3D)
    2013-01-06 14:27:40下载
    积分:1
  • 696516资源总数
  • 106457会员总数
  • 15今日下载