登录
首页 » Others » 在线抽奖系统网页源码JS

在线抽奖系统网页源码JS

于 2020-12-02 发布
0 403
下载积分: 1 下载次数: 1

代码说明:

在线抽奖系统网页源码JS可以修改次数,设置中奖物品

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于MATLAB的机器人避障
    基于MATLAB的机器人避障程序,采用网格图作为环境
    2020-12-03下载
    积分:1
  • 李明洋—HFSS电磁仿真设计应用详解 完整扫描版 及随书例子
    李明洋—HFSS电磁仿真设计应用详解 完整扫描版 及随书例子电子书 清晰,适合学习
    2020-11-30下载
    积分:1
  • 【C#】原创仿OpenFileDialog文件选择对话框源码
    使用Winform控件从头编写的文件选择对话框,所有样式均可以自行定制。可自行扩展各种自定义功能,无阻碍。
    2020-12-01下载
    积分:1
  • C# UDP NAT
    【实例简介】VS2015,基于.net 4.0开发,含NAT服务端、客户端源码。 本程序仅做UDP NAT穿透通信示例,应用到项目中还需要自己再封装,做其他处理。
    2021-11-06 00:32:45下载
    积分:1
  • SQP/序列二次规划完整matlab代码
    序列二次规划matlab程序/亲测可用/带实例
    2020-11-29下载
    积分:1
  • MicroElectronic Circuit Design
    微电子电路设计第五版,Richard C. Jaeger, Traveis N. Blalock编著。FIETH EDITIONMICROELECTRONICHM-M- CIRCUIT DESIGNRICHARD C. JAEGERAuburn UniversityTRAVIS N. BLALOCKUniversity of VirginiaMcGrawEducationGrawEducationMICROELECTRONIC CIRCUIT DESIGN. FIFTH EDITIOPublished by McGraw-Hill Education, 2 Penn Plaza, New York, NY 10121 CopyrightC 2016 by McGraw-Hill EducationAll rights reserved. Printed in the United States of America. Previous editions 2011, 2008, and 2004. No part of thispublication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system,without the prior written consent of McGraw-Hill Education, including, but not limited to, in any network or otherelectronic storage or transmission, or broadcast for distance learninSome ancillaries, including electronic and print components, may not be available to customers outside the United StatesThis book is printed on acid-free pape1234567890DOw/DOw1098765ISBN978-0-07-352960-8MHID0-07-352960-5sident Products markets Kurt LVice President, General Manager, Products Markets: Marty Langece President, Content Design Delivery: Kimberly Meriwether DavidManaging director: Thomas TimpGlobal Publisher Raghu srinivasanDirector. Prodrelopment: RoDirector, Digital Content Development: Thomas Scaife, Ph DProduct develoVincent brashMarketing manager: Nick Mc faddenDirector, Content Design Delivery: Linda avenariusProgram meSchillingContent Project Managers: Jane Mohr, Tammy Juran, and Sandra M. SchneeBuyer: Jennifer PickelDesign: Studio Montage, St Louis, MOContent Licensing Specialist: DeAnna DausenerCompositor: MPS LimitedPrinter.R. DonnellAll credits appearing on page or at the end of the book are considered to be an extension of the copyright pageLibrary of Congress Cataloging-in-Publication DataJaeger. Richard cMicroelectronic circuit design/Richard C. Jaeger, Auburn University,Travis N. Blalock, University of Virginia. --Fifth editionpages cmIncludes bibliographical references and indexISBN978-0-07-352960-8(alk. paper)-ISBN0-07-338045-8(alk. paper)d 1. Integrated circuits--Design and construction. 2. Semiconductors--Design and construction. 3. Electronic circuitesign. I. Blalock, Travis N. Il. TitleTK7874.J3332015621.3815-dc232014040020The Internet addresses listed in the text were accurate at the time of publication. The inclusion of a website does not indicatean endorsement by the authors or McGraw-Hill Education, and McGraw-Hill Education does not guarantee the accuracy ofthe information presented at these siteswww.mhhe.comTOTo Joan, my loving wife and life long partnerRichard C. JaegerIn memory of my father, Professor Theron vaughnBlalock, an inspiration to me and to the countlessstudents whom he mentored both in electronicdesign and in life.Travis n blalockBRIEF CONTENTSPreface xxChapter-by-Chapter Summary XXV12 Operational Amplifier Applications 685PART ONE13 Small-Signal Modeling and LinearSOLID-STATE ELECTRONICS AND DEVICESAmplification 77014 Single-Transistor Amplifiers 8411 Introduction to Electronics 32 Solid-State Electronics 4115 Differential Amplifiers and Operational Amplifier3 Solid-state Diodes and Diode circuits 72Design 9524 Field-Effect Transistors 14416 Analog Integrated Circuit Design Techniques 10315 Bipolar Junction Transistors 21517 Amplifier Frequency Response 111318 Transistor Feedback Amplifiers andPART TWOOscillators 1217DIGITAL ELECTRONICSAPPENDICES6 Introduction to Digital Electronics 2837 Complementary MOS (CMOS) Logic Design 359A Standard Discrete Component Values 12918 MOS Memory Circuits 414B Solid-State Device Models and sPIce simulationParameters 12949 Bipolar Logic Circuits 455C TWo-Port Review 1299PART THREIndex 1303ANALOG ELECTRONICS10 Analog Systems and Ideal OperationalAmplifiers 51711 Nonideal Operational Amplifiers and FeedbackAmplifier Stability 587CONTENTSPreface xxCHAPTER 2Chapter-by-Chapter Summary XXVSOLID-STATE ELECTRONICS 41PART ONE2.1 Solid-State Electronic materials 432.2 Covalent bond model 44SOLID-STATE ELECTRONICS2.3 Drift Currents and mobility inAND DEVICES 1Semiconductors 472.3.1 Drift Currents 47CHAPTER 12.3.2 Mobility 48INTRODUCTION TO ELECTRONICS 32.3.3 Velocity Saturation 482.4 Resistivity of Intrinsic Silicon 491.1 A Brief History of Electronics: From2.5 Impurities in Semiconductors 50Vacuum Tubes to Giga-Scale Integration 52.5.1 Donor Impurities in silicon 511.2 Classification of Electronic Signals 82.5.2 Acceptor Impurities in Silicon 511.2.1 Digital signals 92.6 Electron and hole concentrations in1.2.2 Analog Signals 9Doped semiconductors 511.2.3 A/D and D/A Converters--Bridging2.6.1Type Material (ND >NA)52the analog and Digital2.6.2 p-Type Material (N,A>ND)53Domains 102.7 Mobility and Resistivity in Doped1.3 Notational conventions 12Semiconductors 541.4 Problem-Solving Approach 132.8 Diffusion currents 581.5 Important Concepts from Circuit2. 9 Total Current 59Theory 152.10 Energy Band Model 601.5.1 Voltage and current Division 152.10.1 Electron-Hole pair generation in1.5.2 Thevenin and norton circuitan intrinsic semiconductor 60Representations 162.10.2 Energy Band Model for a Doped1.6 Frequency Spectrum of ElectronicSemiconductor 61Signals 212.10.3 Compensated semiconductors 611.7 Amplifiers 222.11 Overview of Integrated circuit1.7.1 Ideal operational amplifiers 23Fabrication 631.7.2 Amplifier Frequency Response 25Summary 661.8 Element Variations in Circuit Design 26Key Terms 671.8.1 Mathematical modeling ofReference 68Tolerances 26Additional Reading 681.8.2 Worst-Case Analysis 27Problems 688.3 Monte Carlo analysis 291.8.4 Temperature Coefficients 32CHAPTER 31.9 Numeric Precision 34SOLID-STATE DIODES AND DIODE CIRCUITS 72Summary 34Key Terms 353.1 The pn Junction Diode 73References 363.1.1 pn Junction Electrostatics 73Additional Reading 363.1.2 nternal diode currents 77Problems 363.2 The i-v Characteristics of the diode 78VIllContents3.3 The Diode Equation: A Mathematica3.15 Full-Wave Bridge Rectification 123Model for the diode 803.16 Rectifier Comparison and Design3.4 Diode Characteristics under reverse, ZeroTradeoffs 124and forward bias 833.17 Dynamic Switching Behavior of the Diode 1283.4.1 Reverse bias 833.18 Photo diodes, solar cells, and3. 4.2 Zero bias 83Light-Emitting Diodes 1293.4.3 Forward Bias 843.18.1 Photo diodes and3.5 Diode Temperature Coefficient 86Photodetectors 1293.6 Diodes under reverse bias 863.18.2 Power Generation from Solar Cells 1303.6.1 Saturation Current in real3.18. 3 Light-Emitting Diodes(LEDs)13Diodes 87Summary 1323.6.2 Reverse Breakdown 89Key Terms 1333.6.3 Diode model for the breakdownReference 134Region 90Additional Reading 1343.7 pn Junction Capacitance 90Problems 1343.7.1 Reverse bias 903.7.2 Forward Bias 91CHAPTER 43.8 Schottky Barrier Diode 933.9 Diode SPICE Model and layout 93FIELD-EFFECT TRANSISTORS 1443.9.1 Diode Layout 944.1 Characteristics of the MOS Capacitor 1453.10 Diode Circuit Analysis 954.1.1 Accumulation Region 1463.10.1 Load-Line Analysis 964.1.2 Depletion Region 1473.10.2 Analysis Using the Mathematical4.1.3 Inversion Region 147Model for the diode 974.2 The nmos transistor 1473.10.3 The Ideal diode model 1014.2.1 Qualitative i-v Behavior of the3.10.4 Constant Voltage Drop Model 103NMOS Transistor 1483.10.5 Model Comparison and4.2.2 Triode Region Characteristics ofDiscussion 104the nmos transistor 1493.11 Multiple-Diode Circuits 1054.2.3 On Resistance 1523.12 Analysis of Diodes Operating in the4.2.4 Transconductance 153Breakdown Region 1084.2.5 Saturation of the i-v3.12.1 Load-Line Analysis 108Characteristics 1543.12.2 Analysis with the Piecewise4.2.6 Mathematical model in theLinear model 108Saturation (Pinch-off)3.12.3 Voltage regulation 109Region 1553.12.4 Analysis Including Zener4.2.7 Transconductance in saturation 156Resistance 1104.2.8 Channel-Length Modulation 1563.12.5 Line and Load Regulation 1114.2.9 Transfer characteristics and3.13 Half-Wave Rectifier Circuits 112Depletion-Mode MosFETs 1573.13.1 Half-Wave Rectifier with resistor4.2.10 Body Effect or SubstrateLoad 112Sensitivity 1593.13.2 Rectifier Filter Capacitor 1134.3 PMOS Transistors 1603.13.3 Half-Wave Rectifier with rc load 1144.4 MOSFET Circuit Symbols 1623. 13.4 Ripple Voltage and Conduction4.5 Capacitances in MOS Transistors 165Interval 1154.5.1 NMOs Transistor Capacitances in3.13.5 Diode Current 117the Triode region 1653.13.6 Surge Current 1194.5.2 Capacitances in the Saturation3.13.7 Peak-Inverse-Voltage(PlV)Rating 119Region 1663.13.8 Diode Power Dissipation 1194.5.3 Capacitances in Cutoff 1663.13.9 Half-Wave Rectifier with Negative4.6 MOSFET Modeling in SPICE 167Output Voltage 1204.7 MOS Transistor Scaling 1683.14 Full-Wave Rectifier Circuits 1224.7.1 Drain Current 1693. 14.1 Full-Wave Rectifier with Negative4.7.2 Gate Capacitance 169Output Voltage 1234.7.3 Circuit and power densities 169ContentsIX4.7.4 Power-Delay Product 1705.3 The pnp Transistor 2234.7.5 Cutoff Frequency 1705.4 Equivalent Circuit Representations for the4.7.6 High Field Limitations 171Transport Models 2254.7.7 The unified mos transistor model5.5 The i-v Characteristics of the bipolarIncluding High Field Limitations 172Transistor 2264.7.8 Subthreshold conduction 1735.5.1 Output Characteristics 2264.8 MOs Transistor Fabrication and layout5.5.2 Transfer characteristics 227Design Rules 1745.6 The Operating Regions of the Bipolar4.8.1 Minimum Feature size andTransistor 227Alignment Tolerance 1745.7 Transport Model Simplifications 2284.8.2 Mos Transistor Layout 1745.7.1 Simplified Model for the Cutoff4.9 Biasing the NMOS Field-EffectRegion 229Transistor 1785.7.2 Model Simplifications for the4.9.1 Why Do We Need Bias? 178Forward-Active Region 2314.9.2 Four-Resistor Biasing 1805.7.3 Diodes in Bipolar Integrated4.9.3 Constant Gate-Source VoltageCircuits 237Bias 1845.7.4 Simplified Model for the4.9.4 Graphical analysis for theReverse-Active Region 238Q-Point 1845.7.5 Modeling Operation in the4.9.5 Analysis Including Body Effect 184Saturation Region 2404.9.6 Analysis Using the Unified5.8 Nonideal Behavior of the bipolarModel 187Transistor 2434.10 Biasing the PMos Field-Effect Transistor 1885.8.1 Junction Breakdown Voltages 2444.11 The junction Field-Effect Transistor5.8.2 Minority-Carrier Transport in theUFET190Base Region 2444.11.1 The JFET With Bias Applied 195.8.3 Base Transit time 2454.11.2 JFET Channel with Drain-Source5.8.4 Diffusion Capacitance 247Bias 1935.8.5 Frequency Dependence of the4.11.3 n-Channel jfet i-v Characteristics 193Common-Emitter current gain 2484.11.4 The p-Channel JFET 1955.8.6 The Early Effect and Early4.11.5 Circuit Symbols and JFET ModelVoltage 248Summary 1955.8.7 Modeling the Early Effect 2494.11.6 JFET Capacitances 1965.8.8 Origin of the Early Effect 2494.12 JFET Modeling in Spice 1965.9 Transconductance 2504.13 Biasing the JFET and Depletion-Mode5.10 Bipolar Technology and sPiCe Model 251MOSFET 1975.10.1 Qualitative Description 251Summary 2005.10.2 SPICE Model Equations 252Key Terms 2025.10.3 High-Performance BipolarReferences 202Transistors 253Problems 2035.11 Practical bias circuits for the bjt 2545.11.1 Four-Resistor bias network 256CHAPTER 55.11.2 Design Objectives for theBIPOLAR JUNCTION TRANSISTORS 215Four-Resistor bias network 2585.11.3 terative Analysis of the5.1 Physical Structure of the BipolarFour-Resistor bias circuit 262Transistor 2165.12 Tolerances in bias circuits 2625.2 The Transport Model for the npn5. 12.1 Worst-Case Analysis 263Transistor 2175. 12.2 Monte Carlo Analysis 2655.2.1 Forward Characteristics 218Summary 2685.2.2 Reverse Characteristics 220Key Terms 2705.2.3 The Complete Transport ModelReferences 270Equations for Arbitrary BiasProblems 271Conditions 221
    2020-12-10下载
    积分:1
  • STM32F407引脚说明
    ARM内核32位单片机STM32F407引脚详细说明 (pdf文档)Pinouts and pin descriptionSTM32F405XX. STM32F407XXTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nameo(function afterAlternate functionsAdditional functionsreset) 5二USART2_CTS/UART4_TX/PAO-WKUPETH MII CRS/142334N3401/0 FT(5)TIM2 CH1 ETRADC123 INONKUP(4,(PAO)TIM5 CH1/ TIM8 EtR/EVENTOUTUSART2 RTS/UART4 RX152435N241PA1/O FT(4) ETH_RMI_REF_CLK/ETH MIL RX CLKADC123 N1TIM5 CH2/ TIMM2 CH2EVENTOUTUSART2 TX/TIM5 CH3/162536P242PA21O FT(4)TIM9 CH1/TIM2 CH3ADC123 N2ETH MDIO/ EVENTOUTF443PH2LOFTETH_MIL_CRS/EVENTOUTG444PH3/OFTETH MII COLEVENT○UT12C2 SCLH4|45PH41/O FTOTG HS ULPI NXTEVENTOUTPH5/OFT12C2 SDA/ EVENTOUTUSART2 RX/TIM5 CH4/172637R247PA3/O/FT/(4) TIM9_CH2/TIM2_CH4/OTG HS ULPI DOADC123 N3ETH MII COL/EVENTOUT18273848VBYPASS REG192839K449DDSPI1 NSS/ SPI3 NSS/USART2 CK/202940N450PA41/0 TTa(4)DCMI HSYNC/ADC12 IN4/DAC1 OUTOTG HS SOF/12S3 WSEVENTOUTSPI1 SCK/213041P451PA51O TTa(4OTG HS ULPI CKIADC12 IN5/DAC2 OUTTIM2 CH1 ETR/TIM8 CHIN/ EVENTOUTSPI1 MISO/223142P352PA6IO FT(4) TIM8 BKIN/TIM13_CH1/DCMI PIXCLK/TIM3 CH1ADC12 N6/TIM1 BKIN EVENTOUT46/167DoC ID 022152 Rev 2STM32F405XX. STM32F407XXPinouts and pin descriptionTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nameo(function afterAlternate functionsAdditional functionsreset) 5二SPI1 MOSI/TIM8 CH1N/TIM14 CH1/TIM3 CH2233243R353PA71O FT(4)ETH MI RX DV/TIM1 CHIN/ADC12 N7RMIL CRS DVIEVENTOUTETH RMI RX DO243344N554PC41/O FT (4) ETH_MIL_RX_DOADC12 N14EVENTOUTETH RMII RX D1/253445P555PC51O FT(1)ETHM‖RxD1/ADC12 IN15EVENTOUTTIM3 CH3/ TIM8 CH2N/26|3546R5561/0 FT(4) OTG_HS_ULPI_D1/ETH MIL RXD2ADC12 IN8TIM1 CH2N/ EVENTOUTTIM3 CH4/TIM8 CH3N/OTG HS ULPI D227|3647R45PB11O FT(ETH MI RXD3ADC12 N9OTG HS INTN/TIM1 CHSN/ EVENTOUTPB2-BOOT1283748M658/OFTEVENTOUT(PB2)--49R659PF11 VO FT□DcM|12′ EVENTOUT50P6|60PF12LOFTFSMC A6/ EVENTOUT51M86152N862DD53 N663 PF13 VOFTFSMC-A7/EVENTOUT54R764PF 14LOFTFSMC AB/ EVENTOUT55P765PF151O FTFSMC A9/EVENTOUT56N766PGOFSMC A10/ EVENTOUT57M767PG11O FTFSMC A11/ EVENTOUT3858R868PE7LOFTFSMC D4/TIM1 ETR/EVENTOUT3959P869PEgFSMC D5/ TIM1 CH1N/1O FTEVENTOUT4060P970PEg10 FTFSMC D6/TIM1 CH1/EVENTOUT61M971SSDoC ID 022152 Rev 247/167Pinouts and pin descriptionSTM32F405XX. STM32F407XXTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin name三(function afterAlternate functionsAdditional functionsreset) 5当|二62N972VDD4163R973PE10/OFTFSMC D7/TIM1 CH2N/EVENTOUTFSMC DB/TIM1 CH2/4264P10|74PE11EVENTOUTPE12FSMC D9/TIM1 CH3N,4365R1075VO FTEVENTOUT4466N1176PE131OFFSMC D1O/TIM1 CH3/EVENTOUTFSMC D11/TIM1 CH44567P1177PE14YO FTEVENTOUT4668R1178PE15/OFTFSMC D12/TIM1 BKINEVENTOUTSPI2 SCK/ 12S2 CK/12C2 SCL USART3 TX/294769R1279PB10/O FTOTG HS ULPI D3/ETH MIL RX ER/TIM2 CH3/ EVENTOUT12C2 SDA/USART3 RX/OTG HS ULPI D4/304870R1380PB111OETH RMI TX EN/ETH MIL TX EN了T|M2cH4/ EVENT○UT314971M1081CAP 1325072N1082VDD12C2 SMBA/TIM12 CH1/M1183PH6LOFTETH MII RXD2/EVENTOUT2C3 SCLN12|84PH7/OFTETHM|RⅩD3/EVENTOUT12C3 SDAPH8ODCMI HSYNC/EVENTOUT11386PH91OFT12C3 SMBA/TIM12 CH2DCMI DO/ EVENTOUTL1387PH101O FTTIM5 CH1/DCMI D1EVENTOUTL12|88lOFTTIM5 CH2/DCMI D2PH1 1EVENTOUT48/167DoC ID 022152 Rev 2STM32F405XX. STM32F407XXPinouts and pin descriptionTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nameo(function afterAlternate functionsAdditional functionsreset) 5二-|K12|89TIM5 CH3/ DCMI D3/PH12/OFTEVENTOUT-|H1290VssJ12|91VDDSPI2 NSS/2S2 WS/12C2 SMBA/USART3 CK/TIM1 BKIN/335173P1292PB12CAN2 RX1O FTOTG HS ULPI D5ETH RMII TXDOETH MII TXDO/OTG HS ID/ EVENTOUTSP12 SCK/12S2 CK/JSART3 CTS/TIM1 CH1N/CAN2 TX/34|5274P1393B13OTG HS ULPI D6/OTG HS VBUSETH RMII TXD1/ETH MIL TXD1/EVENTOUTSPI2 MISO/ TIM1 CH2N/TIM12 CH1/355375R1494PB14/OFTOTG HS DM/USART3 RTS/TIM8 CH2N/12S2ext SD/EVENTOUTSP12_ MOSI/12S2 SD/365476R1595PB15VO FTTIM1 CH3N/TIM8 CH3N/TIM12 CH2/OTG HS DP/ EVENTOUTPD8LOFTFSMC D13/ USART3 TX/5577P159EVENTOUT5678P1497PDg/OFTFSMC D14/USART3 RXEVENTOUT5779N1598PD101O FTFSMC D15/USART3 CKEVENTOUTFSMC CLE5880N1499PD11lOFTFSMC_A16/USART3-_CTS/EVENTOUTFSMC ALE/5981N13100PD12/OFTFSMC A17/TIM4 CH1USART3 RTS/EVENTOUTDoC ID 022152 Rev 249/167Pinouts and pin descriptionSTM32F405XX. STM32F407XXTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nar三(function afterAlternate functionsAdditional functionseey)点二6082M15101FSMC A18/TIM4 CH2/PD13VO FTEVENTOUT102V84J13103VDD6185M14104PD14/OFTFSMC DO/TIM4 CH3/EVENTOUT/ EVENT○UT6286L14105PD15/OFTFSMC D1/TIM4 CH4/EVENTOUT87L15 106 PG2VO FT FSMC_A12/EVENTOUT88K15107PG3/OFTFSMC A13/ EVENTOUT89K14108PG4/OFTFSMC A14/EVENTOUT9oK13|109PG5FSMC A15/ EVENT○UT91J15110PG6FSMC NT2/ EVENTOUT92J14111PG7/OFTFSMC INT3儿SART6CKEVENTOUTUSART6 RTS/93H14112PG8LOFTETH PPS OUTEVENTOUT94G12|113SS95H13114VDD12S2 MCK/TIM8 CHU/SDIO D6/376396H15115PC6/OFTUSART6 TXDCMI DO/TIM3 CH1/EVENTOUT1253 MCK/TIM8 CH2/SDIO D7/386497G15116PC7lOFTUSART6 RX/DCMI DI/TIM3 CH2/EVENTOUTTIM8 CH3/SDIO DOPC8TIM3 CH3/USART6 CK/DCMI D2/ EVENTOUT12S CKIN/MCO2/406699F14118PC9TIM8 CH4/SDIO D1//O FT/12C3 SDA/DCMI D3TIM3 CH4/ EVENTOUT50167DoC ID 022152 Rev 2STM32F405XX. STM32F407XXPinouts and pin descriptionTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nameo(function afterAlternate functionsAdditional functionsreset) 5二MCO1/USART 1 CK/4167100F15119PA81/0 FTTIM1 CH1/12C3 SCL/OTG FS SOF/EVENTOUTUSART1 TX/ TIM1 CH2/4268101E15120PA9VO FT2C3_SMBA/DCMIDO/OTG_FS_VBUSEVENTOUTUSART1 RX/ TIM1 CH34369102D15121PA101O FTOTG FS ID/DCMI D1EVENTOUTUSART1 CTS/CAN1 RX4470103c15122PA11/OFTTIM1 CH4/OTG FS DM/ EVENTOUTUSART1 RTS/ CAN1 TX4571104B15123PA121O FTTIM1 ETR/ OTG FS DP/EVENTOUTPA146 72 105 124 (TMS-SWDIO)/OFTJTMS-SWDIO/ EVENTOUT4773106F13|125CAP74107F12126sss4875108G13127VDDE12|128PH13/O FTTIM8 CH1N/CAN1 TX/EVENTOUT-E13129PH14LOFTTIM8 CH2N/DCM D4/EVENTOUTD13130PH15VO FTTIM8 CH3N/DCMI D11/EVENTOUTTIM5 CH4/SP12 NSSE14131PIO1O FT1252 WS/DCMI D13EVENTOUTD14132PlOFTSPI2 SCK/12S2 CK/DCMI D8/ EVEntoUtTIM8 CH4/SP12 MISOc14133Pl21O FTDCMI D9/12S2ext SDEVENTOUTTIM8 ETR/SPI2 MOSI/C13134PI3/O FT12S2 SD/DCMI D10/EVENTOUT--D9|135VSSc9136VDDDoC ID 022152 Rev 251/167Pinouts and pin descriptionSTM32F405XX. STM32F407XXTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nameo(function afterAlternate functionsAdditional functionsreset) 5二PA144976109A14137/O FTJTCK-SWCLK/EVENTOUT(JTCK-SWCLK)PA15JTDI SPI3 NSS/5077110A131381OFT12S3_WS/TIM2_CH1_ETR(JTDISPI1 NSS/EVENTOUTSPI3 SCK /12S3 CK/UART4 TXSDIO D2/5178111B14139PC101O FTDCMI D8/ USART3 TX/EVENTOUTUARTA RX/ SPI3 MISO/5279112B13140PC1110FTSDIO D3/DCMI D4/ 3 RX/12S3ext SD/ EVENTOUTUART5 TX/SDIO CK/5380113A12141PC12/OFTDCMI D9/SP 3 MOSI/2S3 SD/USART3 CK/EVENTOUT-81114B12142PDO/OFTFSMC D2/CAN1 RX/EVENTOUT82115c12143PD1 I/OFTFSMC D3/ CAN1 TX/EVENTOUTTIM3 ETRUART5 RX5483116D12144PD2/OFTSDIO CMD/DCMI D11/EVENTOUT84117D11145FSMC CLK/USART2 CTSPD3L EVENTOUT/OFTFSMC NOE/USART2 RTS85118D10146PD4L EVENTOUT86119c11147PD5/OFTFSMC NWE/USART2 TX/EVENTOUT120|D8148121c8149DD87122B11150PD6lOFTFSMC NWAITUSART2 RX/ EVENTOUTUSART2 CK/FSMC NE188123A11151PD710FTFSMC NCE2/ EVENTOUTUSART6 RX/124c10152PG9/OFTFSMC NE2/FSMC NCE3EVENTOUT521167DoC ID 022152 Rev 2STM32F405XX. STM32F407XXPinouts and pin descriptionTable 6. STM32F40x pin and ball definitions(continued)Pin numberPin nameo(function afterAlternate functionsAdditional functionsreset) 5二125B10153PG10VO FTFSMC NCE4 1/FSMC NE3/EVENTOUTFSMC NCE4 2/ETH MIL TX EN-126B9154G111O FTETH RMIL TX ENEVENTOUTFSMC NE4/127B8155PG121/OFTUSART6 RTS/EVENTOUTFSMC A24/USART6 CTS-128A8156PG13lOFT/ETH MI TXDO/ETH RMII TXDOEVENTOUTFSMC A25/ USART6 TX129A7157PG1410 FTTETH MII TXD1ETH RMIL TXD 1/EVENTOUT130D7158SS131c7159DDUSART6 CTS/132B7160PG15lOFTDCMI D13/ EVENTOUTPB3JTDO/ TRACESWOISPI3 SCK/12S3 CK/5589133A10161(JTDO/1/O FTTIM2 CH2/ SPI1 SCKTRACESWO)EVENTOUTPB4NJTRST/ SPI3 MISO/5690134A9162/OFTTIM3 CH1/SP11 MISO/(NUTRST)12S3ext SD/EVENTOUT121 SMBA/ CAN2 RX/OTG HS ULPI D7/5791135A6163PB5/OFTETH PPS OUT/TIM3 CH2/SP11 MOSISP13 MOSI/DCMI D10/12S3 SD/ EVENTOUT12C1 SCL/ TIM4 CH1/PB6CAN2 TX/5892136B6164/OFTDCMI DS/USART 1 TXEVENTOUTDoC ID 022152 Rev 253/167
    2020-12-03下载
    积分:1
  • 时序设计与约束资料
    Xilinx_constraints.pdfXilinx公司对高速PCB信号的优化设计.pdf大型设计中FPGA 的多时钟设计策略.pdf关于maoci的讨论和可靠性有关的几个概念.doc华为静态时序分析与逻辑设计.pdf经典时序.pdf静态时序分析(Static Timing Analysis)基础与应用.pdf时序分析之1 静态分析基础.pdf时序分析之2 Timequest教程.pdf时序分析之3 优化策略.pdf同步电路设计中CLOCK SKEW的分析.doc系统时序基础理论.pdf
    2020-12-03下载
    积分:1
  • 模糊PID在热水锅炉温度控制系统中的应用
    针对热水锅炉温度控制的特点,采用模糊PID 控制策略。将SIMULINK 与FUZZY TOOL BOX有机地结合设计模糊自整定PID 控制器。系统的仿真结果表明该控制方法提高了对非线性、滞后系统的控制效果。经过在丹东燃煤热水锅炉供暖工程的实际运行,证明系统的控制效果良好.
    2021-05-06下载
    积分:1
  • 机器人MATLAB仿真.rar
    【实例简介】本文件中含有大量的关于机器人的MATLAB仿真程序,由浅入深,适合初学者使用
    2021-12-13 00:39:30下载
    积分:1
  • 696516资源总数
  • 106562会员总数
  • 4今日下载