网站首页

人脸识别-计算机视觉大作业

于 2020-12-09 发布

 0  168

下载积分: 1 下载次数: 4

我要下载

代码说明：

人脸识别作业，主要结合主成分分析(Principal Components Analysis, PCA)与线性判别分析(Linear Discriminant Analysis, LDA)的特点，提出PCA+LDA算法，并与LDA比价

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

时域平均Matlab程序
比较简单的时域平均程序，对仿真信号进行时域平均处理，效果非常明显。

2020-12-05下载

积分：1
最新最全1.8寸tft液晶屏st7735资料及其代码（安卓、C51、stm32）
最新最全的1.8寸tft液晶屏文档及三份代码（安卓、C51、stm32），只需要改引脚就可使用，很简单也很齐全的资料。

2020-11-30下载

积分：1
操作系统课程设计进程调度
操作系统课程设计进程调度，有课程设计报告，程序代码，使用MFC开发界面，美观简洁。

2020-12-03下载

积分：1
IEEE完整的潮流节点数据 3~300节点包含各种格式的dat文件
IEEE完整的潮流节点数据 3~300节点包含各种格式的dat文件

2020-06-21下载

积分：1
转子动力学分析
转子动力学分析相关的计算代码，附带学习教程，有软件，例子，值得学习。

2020-12-05下载

积分：1
深入浅出西门子S7-1200PLC
深入浅出西门子S7-1200PLC PDF格式 337页

2020-12-10下载

积分：1
基于MFC对话框多控件操作.rar
【实例简介】采用VS2008做了一个对话框控件，在控件中可以进行四则运算，并把运算公式添加到列表控件中，可以对列表控件进行修改、更新、删除等操作，最后把列表控件中的内容按一定格式保存在txt文件中，同时也可以从文件中读取数据显示在列表控件上。此外，添加了在界面上进行二维绘图操作的功能，对初学者会有较大帮助。

2021-12-13 00:46:15下载

积分：1
matlab 2014b HDL Coder Users Guide
Matlab 官方有关于HDL coder开发的详细技术文档， HDL Coder可以把Simulink模型、MATLAB代码和Stateflow框图生成位真、周期精确、可综合的Verilog和VHDL代码，很适合用于FPGA/ASCI的快速开发，里面还有大量的例程等等ContentsHDL Code generation from MATLaBMATLAB Algorithm DesignData Types and scope1-2Supported data TUsuppyted data type1-3Scope for variables1-3Operators1-4Arithmetic operate1-4Relational operators1-4ogical Operators1-5Control flow statements1-6Vector Function Limitations related to Control1-7PersistentⅤ ariables1-8Persistent Array variables1-10Complex data Type Support1-11Declaring complex signaIs1-11Conversion Between Complex and real signals1-12Support for vectors of Complex Numb1-12ystem Objects1-14Why use System objects?1-14Predefined System Object1-14User-Defined System ob1-14Limitations of HDL Code Generation for SystemObjects1-15System object Examples for HDL Code Generation.. 1-16Predefined System Objects Supported for HDL CodeGeneration1-17Load constants from a mat-file1-18Generate Code for User-Defined System Objects1-19How To Create a User-Defined System object1-1User-Defined System object Example1-19Map Matrices to ROM1-22Fixed-Point bitwise Functions1-231-23Bitwise Functions Supported for HDl Code Generation 1-23Fixed-Point Run-Time Library functions1-29Fixed-Point function limitations1-33Model State with Persistent variables and SysteObjects1-34Bit Shifting and bit rotation1-8Bit Slicing and Bit Concatenation1-41Guidelines for Efficient hdL code1-43MATLAB Design Requirements for HDL CodeGeneration1-44What is a matlab test bench?1-45MATLAB Test Bench Requirements and bestractices1-46MATLAB Test Bench requirements1-46MATLAB Test bench best practices1-46ContentsMATLAB Best Practices and Design Patterns forHDL Code generation2Model a counter for hdl code generation2-2MATLAB Counter2-2MATLAB Code for the counter2-3Best Practices in this Example2-4Model a state machine for HDL Code Generation2-5MATLAB State machinesMATLAB Code for the Mealy State MachineMATLAB Code for the moore state machine2-7Best practic2-9Generate hardware Instances For local functions2-10MATLAB Local functions2-10MATLAB Code for mlhdlc two counters. m2-10Implement RAM USing MATLAB Code2-13Implementation of RAM2-13Implement RAM Using a Persistent Array or Systemobject Properties2-13Implement RAM Using hdl. RAM2-14For-Loop best Practices for HDL Code generation2-16MATLAB Loops2-16Monotonically Increasing Loop Counters2-16Persistent Variables in Loops2-17Persistent Arrays in Loops2-17Fixed-Point Conversion3Floating-Point to Fixed-Point Conversion3-2Fixed-Point Type Conversion and Refinement3-16Working with Generated Fixed-Point Files3-26Specify Type Proposal Options3-33Log Data for Histogram3-37Automated Fixed-Point Conversion3-40License Requirements3-40Automated Fixed-Point Conversion Capabilities3-40Code Coverage3-42Proposing Data Types3-45Locking Proposed Data Types3-47Viewing functions3-47lew1ariables3-48Istogram ...3-54Function Replacements3-56Validating Types3-57g Numerics3-57Detecting Overflows3-57Custom plot functions3-59Visualize Differences Between Floating-Point and Fixed-Point results3-61Inspecting Data Using the Simulation Data Inspector 3-67What Is the Simulation Data Inspecto3-67Import Logged Data3-67Export Logged data3-67Group signals3-67Run options3-68Create Report3-68Comparison Options3-68Enabling Plotting Using the Simulation Data Inspector 3-68Save and Load simulation Data Inspector Sessions3-68Enable Plotting Using the Simulation Data Inspector 3-70From the UI3-70From the Command Line3-70Replacing Functions Using Lookup TableApproximations·3-72Replace a custom function with a lookup Table3-73From the UI3-73i ContentsFrom the Command line3-81Replace the exp Function with a Lookup Table3-84From the ui3-84From the Command line3-92Data Type Issues in Generated Code3-94Enable the highlight Option in a MaTLAB CoderProject3-94Enable the Highlight Option at the Command Line... 3-94Stowaway doubles3-94Stowaway singles3-94Expensive Fixed-Point operations3-94Code GenerationCreate and set Up Your Project4-2Create a New Project4-2Open an Existing ProjectAdd Files to the project4-4Primary Function Input Specification4-6When to Specify Input Properties4-6Why You must Specify Input Properties4-6Properties to Specify4-6Rules for Specifying Properties of Primary Inputs4-8Methods for Defining Properties of Primary Inputs4-8Basic hdl code generation with the workflowAdvisor4-10HDL Code Generation from System Objects4-14Generate Instantiable code for functions4-19How to generate Instantiable Code for Functions4-19Generate Code Inline for Specific Functions4-19Limitations for instantiable code generation forFunctions4-19Integrate Custom HDL Code Into MATLAB Design.. 4-21Define the hdl. Black Box System object4-21Use System object In MATLAB Design Function4-23Generate HDL Code4-23limitations for hdl. black box4-26Enable matLab function block generation4-27Requirements for MaTLAB Function Block Generation 4-27Enable matlab function block generation4-27Results of matlab function block generation4-27System Design with HDL Code Generation fromMATLAB and simulink4-28Generate Xilinx System Generator Black Box Block4-32Requirements for System Generator Black Box BlockGeneration4-32Enable System Generator black Box block GeResults of System Generator Black Box Bloc neration4-32Generation4-33Generate Xilinx System Generator for DsP black boxfrom MATLAB HDL Design4-34Generate HDL Code from MATLAB Code Using theCommand line interface4-40Specify the Clock Enable rate4-45Why specify the clock Enable rate?4-45How to Specify the clock Enable rate4-45Specify Test Bench Clock Enable Toggle rate4-47When to Specify Test Bench Clock Enable Toggle rate4-47How to Specify Test Bench Clock Enable Toggle rate4-47Generate an HDL Coding Standard report fromMATLAB4-49Using the hdl Workflow advisor4-49Using the Command Line4-51Generate an HDL Lint Tool script4-53How To generate an hdl lint Tool Script4-53ContentsGenerate a Board-Independent Ip core from MATLAB 4-55Generate a board-Independent Ip core4-55Requirements and Limitations for IP Core generation4-57Minimize clock enables4-58Using the GUi4-59Using the Command Line4-59Limitations4-59VerificationVerify Code with HDL Test Bench5-2Generate Test bench with file i/oWhen to Use file i/o In Test bench5-5How Test bench generation with file i/o works5-5Test Bench Data files5-5How to generate Test bench with file i/o5-6Limitations When Using File 1/0 In Test Bench5-6DeploymentGenerate Synthesis Scripts6-2Optimization7RAM Mapping7-2Map persistent Arrays and dsp. Delay to RAM7-3How To Enable RaM Mapping7-3RAM Mapping requirements for Persistent Arrays andSystem object PropertiesRAM Mapping Requirements for dsp. Delay Systemob7-6RAM Mapping Comparison for MATLAB Code7-8Pipelining7-9Port registers7-9Input and Output Pipeline registers7-9Variable pipelining7-9Register Inputs and Outputs7-10Insert Input and Output Pipeline registers7-11Distributed Pipelining7-12What is Distributed Pipelin7-12Benefits and Costs of Distributed pipelining7-12Selected Bibliograph7-12Pipeline matlab variables7-13Using the hdl Workflow Advisor7-13Using the Command Line Interface7-13Limitations of MatlAB Variable Pipelining7-13Optimize MatLAb loops7-15oop Streaming7-15Loop unrolling7-15How to Optimize maTLaB loops7-15Limitations for MaTLAB Loop Optimization7-16Constant Multiplier optimization7-17Specify constant multiplier optimization7-19Distributed Pipelining for Clock Speed Optimization7-20Map Matrices to Block RAMs to Reduce Area7-27Resource Sharing of Multipliers to Reduce Area7-32Loop streaming to Reduce Area7-41Contents

2020-12-10下载

积分：1
牛客校招面试题（附答案与解析）c++篇
又是一年秋招季，2019牛客网校招面试题库（附答案与解析）C++篇，10块钱买的，可下载打印，祝大家早日收到Offer！！！

2021-05-06下载

积分：1
5G技术与标准介绍----第6部分：5G组网考虑之SA与NSA介绍-20180623
5G技术与标准介绍----第6部分：5G组网考虑之SA与NSA介绍-201806235G技术与标准介绍----第6部分：5G组网考虑之SA与NSA介绍-20180623网络架构选项:NR独立组网与非独立组网EPCEPCEPCSCG split bearerNR NSAMCG Split bearerSCG bearer(EPC Connected)闼 Option3Option 3xOption 3aNR NSA(NGC Connected)Option 7Option 7a郾 Option7xOption 5PNR SAOption 4pttion 4a郾 Option2标准化方案分类■标准化制定的SA和NSA多种子选项,NSA早于SA半年时间完成·SA组网更多依赖NGC和5GNR空口,双连接带来的数据分流非必选技术要求NSA依赖LTE/eLTE空口,双连接分流是NSA组网的必选技术要求标准化架构核心网核心网控制面数据分流点标准化完成时间Option2NGCNR2018.6Option 4NGCNRNR2018.12SAOption 4aNGCNRNGC2018.12Option 5NGCelte2018.6Option 3EPCLTELTE2017.12Option 3aEPCLTEEPC2017.12Option 3xEPCLTENR2017.12NSAOption 7NGCelteeLtE2018.6OptionalNGCeLtENGO2018.6Option/xNGCelteNR2018.6注:后续分析SA主要以 Option2为基础,NSA以 Option3系列为基础5G网络架构-SANR接入NGC控制面数据面Option 2Option 4Option 4aNGC((RI)(g)5G NReLTESG NReLTtE5G NReLTE接入NGC-Option 5eLTE5G网络架构—NSALTE接入EPC控制面数据面Option 3Option 3aOption 3X(RI)(y)LTE5G NRLTESG NRLTE5G NReLTE接入NGCOption 7Option 7aOption /XeLtE5G NReLTE5G NReLTE5G NR目录、什么是SA&NSA二、SA&NSA方案考虑三、小结SA(独立组网)和NSA(非独立组网)技术背景:为满足部分运营商快速部署5G需求,标准新引入一种新的组网架构-NSA非独立组网,而传统2/3/4G网络均采用SA独立组网的架构SA(独立组网):5G无线网与核心网之间的NAS信令(如注册,鉴权等)通过4G基站传递,5G可以独立工作选项2选项4系列NSA(非独立组网):5G依附于4G基站工作的网络架构,5G无线网与核心网之间的NAs信令(如注册,鉴权等)通过4G基站传递5G无法独立工作EPCEPC=NAS信令数据选项3系列选项7系列蓝色4G,绿色5G网络架构-SA架构 Option2类似于2/3/4G,5G与前代系统相互独立的网络架构原理■5G核心网与5G基站直接相连,5G核心网与5G基站通过NG接口直接相连,传递NAS信令和数据■5G无线空口的RRC信令、广播信令、数据都通过5GNR传递—■终端连接方式:只接入5G或4G(单连接),手机终端可以在NR侧上行双发与4G互操作:类似4G与3G/2G跨核心网互操作模式业务支持能力:可使用5G核心网能力,便于拓展垂直行业新增配置N26接口:NG、Ⅺn、N26(4/5G间互操作5GNR→LTE■4G与5G间互配邻区Option 2网络架构-NSA架构 Option3系列■NSA:4/5G紧耦合,5G依附于4G基站工作的网络架构,无法独立组网,存在多种子架构■原理:■同时沿用4G核心网,5G类似4G载波聚合中的辅载波,用于高速传输数据,NAS信令则由4G承载MME/SGWMME/S-GW5G无线空口的RRC信令、广播等信令可由4G传递,数据通过5GNR和4GLTE传递■终端连接方式:与5G和4G连接(双连接),受限功耗、散热,手机终端很难在双连接状态下,NR侧上行双发enB(P)en-gNB与4G互操作:无■业务支持能力:仅支持大带宽业务■新增配置LTEX2口升级,支持4G配置双连接5G目标小区和流控,与配置邻区类似NSA子架构■ Option3:数据面通过4G空口接入4G核心网,数据分流点在LtE enB,大量5G流量导入至4GeNB涉及硬件改造Option3a:通过4G空口接入4G核心网,数据分流点在LTE(R)(g)(R)EPCLTE5G NRLTE5G NRLTE5G NR■ Option3X:通过4G空口接入4G核心网,数据分流点在NROption 3Option 3aOption 3XgNB■ Option3涉及4G基站硬件改造,本材料主要介绍对NSA的 option3x和3a系列

2020-12-05下载

积分：1

696518资源总数
105877会员总数
14今日下载

人脸识别-计算机视觉大作业

0 个回复

热门标签

热门下载