登录
首页 » Others » FMECA辅助工具

FMECA辅助工具

于 2020-12-12 发布
0 275
下载积分: 1 下载次数: 4

代码说明:

由北航师生开发的FMECA, FMEA辅助工具,适用于嵌入式系统,安全关键系统可靠性分析,管理领域的可靠性分析等。在windows XP/7 环境下测试通过免费使用的绿色软件软件官方网站 http://fmeca.net

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • C++写中国象棋源代码
    这是基于vc++6.0开发平台,丰富的数据算法融于一体的代码组合,利用MFC图形界面而开发的益智的棋盘游戏,代码希望爱好编程的学者学习
    2020-11-28下载
    积分:1
  • 基于MATLAB鲁棒控制工具箱的计算机硬盘磁头H无穷鲁棒控制器设计
    基于MATLAB鲁棒控制工具箱,设计出计算机硬盘磁头的H无穷鲁棒控制器,具有良好的性能。
    2020-12-04下载
    积分:1
  • abaqus子序vumat
    abaqus用户材料子程序vumat,适用于三维切血/铣削仿真。
    2020-11-03下载
    积分:1
  • Matlab _ MIMO + QPSK + ML/MMSE/ZF
    在Matlab的平台上,应用QPSK调制,以及3种不同的探测方法,实现并模拟了2x2的MIMO功能.
    2020-12-03下载
    积分:1
  • 电机学-许实章 介绍的很详细
    是学习电机学,以及在工程中应用查阅得很好的一本文献资料。
    2020-12-04下载
    积分:1
  • 最大团
    最大团问题代码实现 简单易懂 适合算法学习
    2020-12-09下载
    积分:1
  • verilog_IEEE官方标准手册-2005_IEEE_P1364
    The Verilog® Hardware Description Language (Verilog HDL) became an IEEE standard in 1995 as IEEEStd 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in astandard textual format for a variety of design tools, including verification simulation, timiThe clear directive from the users for these three task forces was to start by solving some of the followingproblemsConsolidate existing IeeE Std 1364-1995Verilog generate statementMulti-dimensional arraysEnhanced Verilog file i/oRe-entrant tasksStandardize Verilog configurationsEnhance timing representationEnhance the vpi routinesAchievementsOver a period of four years the 1364 Verilog Standards Group(vsg) has produced five drafts of the lrmThe three task forces went through the EEe Std 1364-1995 lRM very thoroughly and in the process of consolidating the existing Lrm have been able to provide nearly three hundred clarifications and errata for theBehavioral, ASIC, and PLI sections. In addition, the vsg has also been able to agree on all the enhance-ments that were requested (including the ones stated above)Three new sections have been added. Clause 13, "Configuring the contents of a design, deals with configuration management and has been added to facilitate both the sharing of verilog designs between designersand/or design groups and the repeatability of the exact contents of a given simulation session Clause 15Timing checks, "has been broken out of Clause 17, "System tasks and functions, "and details more fullhow timing checks are used in specify blocks. Clause 16, "Backannotation using the Standard Delay Format(SDF), addresses using back annotation(IEEE Std 1497-1999)within IEEE Std 1364-2001Extreme care has been taken to enhance the vpi routines to handle all the enhancements in the behavioraland other areas of the lrm. minimum work has been done on the pli routines and most of the work hasbeen concentrated on the vpi routines. Some of the enhancements in the vpi are the save and restart simu-lation control, work area access, error handling, assign/deassign and support for array of instances, generateand file 1/0Work on this standard would not have been possible without funding from the cas society of the ieee andOpen verilog InternationalThe IEEE Std 1364-2001 Verilog standards Group organizationMany individuals from many different organizations participated directly or indirectly in the standardizationprocess. The main body of the Ieee Std 1364-2001 working group is located in the United States, with asubgroup in Japan (EIAJ/1364HDL)The members of the IEEE Std 1364-2001 working group had voting privileges and all motions had to beapproved by this group to be implemented the three task forces focused on their specific areas and theirrecommendations were eventually voted on by the Ieee Std 1364-2001 working group
    2020-12-11下载
    积分:1
  • machine learning adaboost
    AdaBoost算法有AdaBoost.M1和AdaBoost.M2两种算法,AdaBoost.M1是我们通常所说的Discrete AdaBoost,而AdaBoost.M2是M1的泛化形式。关于AdaBoost算法的一个结论是:当弱分类器算法使用简单的分类方法时,boosting的效果明显地统一地比bagging要好.当弱分类器算法使用C4.5时,boosting比bagging较好,但是没有前者明显。后来又有学者提出了解决多标签问题的AdaBoost.MH和AdaBoost.MR算法,其中AdaBoost.MH算法的一种形式又被称为Real Boost算法---弱分类器输出一个可能度,该
    2020-12-01下载
    积分:1
  • ANSI-VITA 46.6 Gigabit Ethernet Control Plane on VPX
    在美国相关机构官网上花50美元购买的文档。ANSI-VITA 46.6 Gigabit Ethernet Control Plane on VPX本标准的目标是为控制平面通信分配千兆以太网端口映射到VPX连接器上,用于3U和6U形状因子,并为所述千兆以太网端口映射的互操作实现和使用提供规则和建议。
    2020-12-04下载
    积分:1
  • Fisherface的原始论文和完整的源代码(matlab)(包含数据库)
    该内容为fisherface的matlab代码,绝对可以运行,实验的数据库为ORL人脸数据库,并且在代码中很多中文注释,便于理解,为了大家方便,在压缩包中还放了fisherface的原始原始论文和PCA算法的原始论文。希望这些资料对大家有所帮助。
    2020-12-10下载
    积分:1
  • 696516资源总数
  • 106562会员总数
  • 4今日下载