登录
首页 » Others » 基于FPGA的直流电机

基于FPGA的直流电机

于 2021-08-17 发布
0 303
下载积分: 1 下载次数: 1

代码说明:

①定义输出或输入为直流电能的旋转电机,称为直流电机,它是能实现直流电能和机械能互相转换的电机。 ②用PWM(Pulse Width Modulation)方式来控制转速;通过脉冲波输入的引脚来控制方向。 ③本实验中采用RF-310T-11400型号直流电机,同时配有光耦测速模块。通过检测输出脉冲来检测电机转速。 基于FPGA的直流电机/基于FPGA的直流电机 ├── dc1 │   ├── db │   │   ├── cmpr_kkg.tdf │   │   ├── dc1.(0).cnf.cdb │   │   ├── dc1.(0).cnf.hdb │   │   ├── dc1.(1).cnf.cdb │   │   ├── dc1.(1).cnf.hdb │   │   ├── dc1.(10).cnf.cdb │   │   ├── dc1.(10).cnf.hdb │   │   ├── dc1.(11).cnf.cdb │   │   ├── dc1.(11).cnf.hdb │   │   ├── dc1.(12).cnf.cdb │   │   ├── dc1.(12).cnf.hdb │   │   ├── dc1.(2).cnf.cdb │   │   ├── dc1.(2).cnf.hdb │   │   ├── dc1.(3).cnf.cdb │   │   ├── dc1.(3).cnf.hdb │   │   ├── dc1.(4).cnf.cdb │   │   ├── dc1.(4).cnf.hdb │   │   ├── dc1.(5).cnf.cdb │   │   ├── dc1.(5).cnf.hdb │   │   ├── dc1.(6).cnf.cdb │   │   ├── dc1.(6).cnf.hdb │   │   ├── dc1.(7).cnf.cdb │   │   ├── dc1.(7).cnf.hdb │   │   ├── dc1.(8).cnf.cdb │   │   ├── dc1.(8).cnf.hdb │   │   ├── dc1.(9).cnf.cdb │   │   ├── dc1.(9).cnf.hdb │   │   ├── dc1.asm.qmsg │   │   ├── dc1.asm_labs.ddb │   │   ├── dc1.cbx.xml │   │   ├── dc1.cmp.bpm │   │   ├── dc1.cmp.cdb │   │   ├── dc1.cmp.ecobp │   │   ├── dc1.cmp.hdb │   │   ├── dc1.cmp.logdb │   │   ├── dc1.cmp.rdb │   │   ├── dc1.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd │   │   ├── dc1.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd │   │   ├── dc1.db_info │   │   ├── dc1.eco.cdb │   │   ├── dc1.eds_overflow │   │   ├── dc1.fit.qmsg │   │   ├── dc1.fnsim.cdb │   │   ├── dc1.fnsim.hdb │   │   ├── dc1.fnsim.qmsg │   │   ├── dc1.hier_info │   │   ├── dc1.hif │   │   ├── dc1.map.bpm │   │   ├── dc1.map.cdb │   │   ├── dc1.map.ecobp │   │   ├── dc1.map.hdb │   │   ├── dc1.map.logdb │   │   ├── dc1.map.qmsg │   │   ├── dc1.map_bb.cdb │   │   ├── dc1.map_bb.hdb │   │   ├── dc1.map_bb.hdbx │   │   ├── dc1.map_bb.logdb │   │   ├── dc1.pre_map.cdb │   │   ├── dc1.pre_map.hdb │   │   ├── dc1.psp │   │   ├── dc1.root_partition.cmp.atm │   │   ├── dc1.root_partition.cmp.dfp │   │   ├── dc1.root_partition.cmp.hdbx │   │   ├── dc1.root_partition.cmp.logdb │   │   ├── dc1.root_partition.cmp.rcf │   │   ├── dc1.root_partition.map.atm │   │   ├── dc1.root_partition.map.hdbx │   │   ├── dc1.root_partition.map.info │   │   ├── dc1.rtlv.hdb │   │   ├── dc1.rtlv_sg.cdb │   │   ├── dc1.rtlv_sg_swap.cdb │   │   ├── dc1.sgdiff.cdb │   │   ├── dc1.sgdiff.hdb │   │   ├── dc1.signalprobe.cdb │   │   ├── dc1.sim.cvwf │   │   ├── dc1.sim.hdb │   │   ├── dc1.sim.qmsg │   │   ├── dc1.sim.rdb │   │   ├── dc1.simfam │   │   ├── dc1.sld_design_entry.sci │   │   ├── dc1.sld_design_entry_dsc.sci │   │   ├── dc1.sta.qmsg │   │   ├── dc1.sta.rdb │   │   ├── dc1.sta_cmp.8_slow_1200mv_85c.tdb │   │   ├── dc1.syn_hier_info │   │   ├── dc1.tis_db_list.ddb │   │   ├── dc1.tiscmp.fast_1200mv_0c.ddb │   │   ├── dc1.tiscmp.fastest_slow_1200mv_0c.ddb │   │   ├── dc1.tiscmp.fastest_slow_1200mv_85c.ddb │   │   ├── dc1.tiscmp.slow_1200mv_0c.ddb │   │   ├── dc1.tiscmp.slow_1200mv_85c.ddb │   │   ├── dc1.tmw_info │   │   ├── logic_util_heursitic.dat │   │   ├── mux_96e.tdf │   │   ├── mux_cqc.tdf │   │   ├── mux_m6d.tdf │   │   ├── mux_src.tdf │   │   ├── prev_cmp_dc1.asm.qmsg │   │   ├── prev_cmp_dc1.fit.qmsg │   │   ├── prev_cmp_dc1.map.qmsg │   │   ├── prev_cmp_dc1.qmsg │   │   ├── prev_cmp_dc1.sim.qmsg │   │   ├── prev_cmp_dc1.sta.qmsg │   │   └── wed.wsf │   ├── dc1.asm.rpt │   ├── dc1.bdf │   ├── dc1.done │   ├── dc1.fit.rpt │   ├── dc1.fit.smsg │   ├── dc1.fit.summary │   ├── dc1.flow.rpt │   ├── dc1.map.rpt │   ├── dc1.map.summary │   ├── dc1.pin │   ├── dc1.qpf │   ├── dc1.qsf │   ├── dc1.qws │   ├── dc1.sim.rpt │   ├── dc1.sof │   ├── dc1.sta.rpt │   ├── dc1.sta.summary │   ├── dc1.vwf │   ├── dcmotor1.bsf │   ├── dcmotor1.vhd │   ├── dcmotor2.vhd │   ├── dcmotor3.vhd │   ├── dcmotor4.vhd │   ├── dcmotor4.vhd.bak │   ├── incremental_db │   │   ├── README │   │   └── compiled_partitions │   │       ├── dc1.root_partition.cmp.cdb │   │       ├── dc1.root_partition.cmp.dfp │   │       ├── dc1.root_partition.cmp.hdb │   │       ├── dc1.root_partition.cmp.kpt │   │       ├── dc1.root_partition.cmp.logdb │   │       ├── dc1.root_partition.cmp.rcfdb │   │       ├── dc1.root_partition.cmp.re.rcfdb │   │       ├── dc1.root_partition.map.cdb │   │       ├── dc1.root_partition.map.dpi │   │       ├── dc1.root_partition.map.hdb │   │       └── dc1.root_partition.map.kpt │   ├── key_check.vhd │   ├── key_check.vhd.bak │   ├── mux1.vhd │   ├── rate.vhd │   └── xianshi.vhd └── 新建 Microsoft Word 文档.docx 4 directories, 146 files

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog_IEEE官方标准手册-2005_IEEE_P1364
    The Verilog® Hardware Description Language (Verilog HDL) became an IEEE standard in 1995 as IEEEStd 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in astandard textual format for a variety of design tools, including verification simulation, timiThe clear directive from the users for these three task forces was to start by solving some of the followingproblemsConsolidate existing IeeE Std 1364-1995Verilog generate statementMulti-dimensional arraysEnhanced Verilog file i/oRe-entrant tasksStandardize Verilog configurationsEnhance timing representationEnhance the vpi routinesAchievementsOver a period of four years the 1364 Verilog Standards Group(vsg) has produced five drafts of the lrmThe three task forces went through the EEe Std 1364-1995 lRM very thoroughly and in the process of consolidating the existing Lrm have been able to provide nearly three hundred clarifications and errata for theBehavioral, ASIC, and PLI sections. In addition, the vsg has also been able to agree on all the enhance-ments that were requested (including the ones stated above)Three new sections have been added. Clause 13, "Configuring the contents of a design, deals with configuration management and has been added to facilitate both the sharing of verilog designs between designersand/or design groups and the repeatability of the exact contents of a given simulation session Clause 15Timing checks, "has been broken out of Clause 17, "System tasks and functions, "and details more fullhow timing checks are used in specify blocks. Clause 16, "Backannotation using the Standard Delay Format(SDF), addresses using back annotation(IEEE Std 1497-1999)within IEEE Std 1364-2001Extreme care has been taken to enhance the vpi routines to handle all the enhancements in the behavioraland other areas of the lrm. minimum work has been done on the pli routines and most of the work hasbeen concentrated on the vpi routines. Some of the enhancements in the vpi are the save and restart simu-lation control, work area access, error handling, assign/deassign and support for array of instances, generateand file 1/0Work on this standard would not have been possible without funding from the cas society of the ieee andOpen verilog InternationalThe IEEE Std 1364-2001 Verilog standards Group organizationMany individuals from many different organizations participated directly or indirectly in the standardizationprocess. The main body of the Ieee Std 1364-2001 working group is located in the United States, with asubgroup in Japan (EIAJ/1364HDL)The members of the IEEE Std 1364-2001 working group had voting privileges and all motions had to beapproved by this group to be implemented the three task forces focused on their specific areas and theirrecommendations were eventually voted on by the Ieee Std 1364-2001 working group
    2020-12-11下载
    积分:1
  • MRI(核磁共振)图像数据
    关于膝盖的MRI(核磁共振)图像数据,其中的文件为*.dcm格式,是标准的dicom文件,可以直接利用MATLAB中的dicomread()函数读取。
    2020-12-12下载
    积分:1
  • Qt实现动态曲线图+文本数据的实时显示
    提供的为完整源代码可运行。Qt实现文本实时显示,利用QFile读取在不断刷新的文本文件,并用QTextBrowser组件进行实时显示,以及动态曲线图的绘制。
    2020-12-03下载
    积分:1
  • 基于混沌映射的语音加解密实现
    基于混沌映射虫口映射的语音加解密程序,虫口函数生成密钥,通过加密算法对一段语音进行加密
    2021-05-06下载
    积分:1
  • 单相PWM整流控制系统的设计与仿真.
    【实例简介】在电力系统中,电压和电流应是完好的正弦波。但是在实际的电力系统中,由于非线性负载的影响,实际的电网电压和电流波形总是存在不同程度的畸变,给电力输配电系统及附近的其它电气设备带来许多问题,因而就有必要采取措施限制其对电网和其它设备的影响。   在我国,当前主要的谐波源主要是一些整流设备。传统的整流方式通常采用二极管整流或相控整流方式,采用二极管整流方式的整流器存在从电网吸取畸变电流,造成电网的谐波污染,而且直流侧能量无法回馈电网等缺点。这些整流器从电网汲取电流的非线性特征,给周围用电设备和公用电网都会带来不利影响。   为了抑制电力电子装置产生的谐波,其中的一种方法就是对整流器本身进行改进,使其尽量不产生谐波,且电流和电压同相位。这种整流器称为高功率因数变流器或高功率因数整流器。高功率因数变流器主要采用PWM整流技术,一般需要使用自关断器件。对电流型整流器,可直接对各个电力半导体器件的通断进行 PWM调制,使输入电流成为接近正弦且与电源电压同相的PWM波形,从而得到接近1的功率因数。对电压型整流器,需要将整流器通过电抗器与电源相连。只要对整流器各开关器件施以适当的PWM控制,就可以对整流器网侧交流电流的大小和相位进行控制,不仅可实现交流电流接近正弦波,而且可使交流电流的相位与电源电压同相,即系统的功率因数总是接近于1。本文主要对与PWM整流器相关的功率开关器件、主电路拓扑结构和控制方式等进行详细说明,在此基础上对PWM 整流技术的发展方向加以探讨。
    2021-12-04 00:57:07下载
    积分:1
  • 读取tif格式图片
    读取tif格式图片程序,读取tif格式图片加载显示,vc6.0和vs2010中测试通过
    2020-04-26下载
    积分:1
  • Matlab调用REFPROP完全说明
    Matlab调用REFPROP完全说明。REFPROP一个关于物性计算的软件,能够计算出各种制冷剂的物性,而且有DLL文件供VB和Matlab调用,使用及其方便。
    2020-12-12下载
    积分:1
  • 自适应动态规划matalab简单代码实现
    自适应动态规划matalab简单代码实现,适合初学者,代码可运行
    2020-12-04下载
    积分:1
  • UE 语法高亮文件全集(500多种)
    UE 语法高亮文件全集(500多种). 其中包含nasm汇编语言的高亮文件,我学nasm汇编需要一个高亮文件,从官网上下的,还有许多其它语言的高亮文件,使用方法:自己将下载的或手写的uew文件放在UltraEdit安装目录的wordfiles文件夹下,发现不好使,原来UltraEdit在用户的目录下偷偷建了一个配”置文件夹,比如我的是 C:Documents and SettingsAdministratorApplication DataIDMCompUltraEdit,只需要将uew文件放到其中的wordfiles目录即可,【注】必须是v15.0后的才可以直接放
    2021-05-06下载
    积分:1
  • 调频立体声广播MATLAB仿真
    调频发射机通过调频来调制音频输入。它的范围是在美国广播调频广播波段88.1-107.9兆赫。您可以使用调频发射机频率,间隔为100KHz,但我建议使用奇数频率,以减少干扰广播调频电台的机会。广播调频频段分为200KHz频段。这是一个相对较大的带宽,因此它也被称为宽带调频,而不是窄带调频,可以低到5千赫。每个通道的带宽约为150KHz,尽管在这个范围之外会有侧带泄漏。在调频无线电中,信息是通过调制载波频率进行编码的,
    2020-12-11下载
    积分:1
  • 696516资源总数
  • 106913会员总数
  • 8今日下载