登录
首页 » Verilog » EasyFPGA030例程代码

EasyFPGA030例程代码

于 2022-02-07 发布 文件大小:9.56 MB
0 104
下载积分: 2 下载次数: 1

代码说明:

这个源代码是EasyFPGA030的例程。欢迎大家下载、试用。谢谢大家的支持!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 4*4键盘扫描程序,以上机验证可用
    该程序实现了4*4键盘的扫描功能,并且在xilinx basys2实验板上验证可以运行,在压缩包内是完整的程序供大家参考
    2022-06-14 14:25:01下载
    积分:1
  • clk_generator
    时钟分频代码,PWM产生 RTL 源代码。(clock divider,PWM generator RTL Source Code)
    2013-08-18 09:29:42下载
    积分:1
  • divid5_VERILOG
    VERILOG实现无分频时钟,包括测试文件,经过验证可用(VERILOG is no difference between the frequency of the clock implementation, including test papers, can be used after authentication)
    2009-03-30 15:11:30下载
    积分:1
  • project1
    音乐计算器的设计与实现。完成加减与或比较计算,能显示进位借位零位,能根据结果的正负发出两首不同的音乐。(Design and implementation of music calculator. Complete addition and subtraction and comparison calculation, can display carry and borrow zero, can send out two different music according to the positive and negative results.)
    2020-08-16 23:38:25下载
    积分:1
  • FPGA——IP_RAM实验
    说明:  FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • fifo_rs232
    从FIFO到到RS232的实现,用于接收和缓存数据(TripAdvisor RS232 FIFO implementation for receiving data and cache)
    2016-08-26 13:57:23下载
    积分:1
  • UART_RX_
    说明:  fpga串口的发送程序基于verilog语言拿走不用谢。(The sending program of FPGA serial port is based on Verilog language.)
    2020-06-18 04:00:01下载
    积分:1
  • vga_core
    Code VHDL for control VGA FPGA: Xilinx, Altera
    2012-09-09 10:54:28下载
    积分:1
  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • xa880
    Join repetitive control, Very convenient to use, Iterative self-organizing data analysis.
    2017-07-30 23:02:42下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载