登录
首页 » VHDL » 基于EDA技术的数字密码锁源程序代码,大学实训用的着

基于EDA技术的数字密码锁源程序代码,大学实训用的着

于 2022-02-12 发布 文件大小:6.92 kB
0 139
下载积分: 2 下载次数: 3

代码说明:

基于EDA技术的数字密码锁源程序代码,大学实训用的着-EDA-based Digital code lock source code, used by the University Training

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • carry_lookahead_add4
    4位的超前进位加法器,门级电路连接得到,verilog代码实现(4-bit look-ahead adder, gate-level circuit)
    2011-10-18 21:40:20下载
    积分:1
  • liyuanlnx_key_beep
    说明:  FPGA按键加蜂鸣器实验: 加延时防抖+蜂鸣器(Experiments of keys and buzzers in FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • Data Encryption Standard or DES
    加密已经成为我们生活的一部分,我们
    2022-04-28 04:42:22下载
    积分:1
  • This program is Verlog language program, using QUARTUS6.0 preparation, program i...
    本程序为Verlog语言程序,采用QUARTUS6.0编写,程序实现的功能是控制AD2S80的转换和和数据总线上数据的读取-This program is Verlog language program, using QUARTUS6.0 preparation, program implementation function is to control the conversion and AD2S80 and data bus to read data
    2022-02-10 16:51:45下载
    积分:1
  • verilog 编写基于SRAM(CY7C1041)的代码
    verilog 编写基于SRAM(CY7C1041)的代码-Verilog prepared based on the SRAM (CY7C1041) code
    2022-07-05 00:16:39下载
    积分:1
  • STM32F407FFT
    使用STM32官方提供的DSP库进行FFT,虽然在使用上有些不灵活(因为它是基4的FFT,所以FFT的点数必须是4^n),但其执行效率确实非常高效,看图1所示的FFT运算效率测试数据便可见一斑。该数据来自STM32 DSP库使用文档(. Using the official DSP library provided by STM32 for FFT is not flexible in use (because it is the FFT of base 4, so the number of FFT points must be 4 ^ n), but its execution efficiency is really very efficient, as can be seen from the test data of FFT operation efficiency shown in Figure 1. This data comes from STM32 DSP library usage document)
    2020-06-20 19:00:02下载
    积分:1
  • NAND_flash_verilog_vhdl
    很好的NAND Flash 硬件驱动语言,支持VHDL和verilog 语言方便移植,如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。(NAND Flash Controller Reference This reference design is used to interface a NAND Flash device and provides a simple host end interface. The host end interface of this design is user-configurable. It provides buffer select signal, buffer write enable signal, address bus, data bus, error status signal, control and handshake signals for the user......)
    2021-03-08 22:59:28下载
    积分:1
  • FREEDEV数字应用开发板上的I2C总线IP核的verilog描述
    FREEDEV数字应用开发板上的I2C总线IP核的verilog描述-FREEDEV digital application development board I2C bus IP core verilog description of
    2022-03-28 16:58:18下载
    积分:1
  • netlist
    vhdl program of matlab file converted to vhdl
    2015-02-06 21:21:13下载
    积分:1
  • EDA
    EDA技术及其应用《序列信号发生器的设计》,包括源文件。(EDA technology and its applications " sequence signal generator design, including source files.)
    2012-10-29 18:30:40下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载