登录
首页 » Verilog » FPGA 逻辑分析仪

FPGA 逻辑分析仪

于 2022-02-13 发布 文件大小:4.39 MB
0 95
下载积分: 2 下载次数: 1

代码说明:

quartus verilog 逻辑分析仪, 检测数字信号(与示波器检测模拟信号对应),vga显示输出。经过本人调试可用。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 寄存器
    说明:  寄存器设计文件,寄存器输入输出以及读写控制,寄存器的配置(Register design and read-write control)
    2019-11-19 20:09:21下载
    积分:1
  • VHDL
    先设计序列发生器产生序列:1011010001101010;再设计序列检测器,检测序列发生器产生序列,若检测到信号与预置待测信号相同,则输出“1”,否则输出“0”,并且将检测到的信号的显示出来。(First design sequence generator sequence: 1011010001101010 redesign sequence detector to detect sequence generator sequence, if the same signal is detected with the preset test signal output " 1" , otherwise " 0" , and the detection display signal out.)
    2015-01-04 12:35:54下载
    积分:1
  • synthesis-bandstop-filters
    本例介绍直接合成带阻滤波器的方法,n阶滤波器能实现n个传输零点(A direct synthesis technique of a new class of bandstop coupled resonator elliptic filters is presented. Two different coupling schemes, which both include source–load coupling are used. The first coupling and routing scheme is the standard folded structure used in implementing bandpass elliptic filters with transmission zeros using resonators.)
    2013-03-12 18:19:01下载
    积分:1
  • 6_ImageBasic
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像基本操作,几何变换,直方图,灰度化处理等(System Generator based image processing engineering, multimedia processing FPGA implementation source code, the basic operation of the image, geometric transformations, histogram, gray processing)
    2020-10-20 20:07:24下载
    积分:1
  • LVDS-application-Verilog-HDL-code
    LVDS的应用的Verilog HDL例子程序(LVDS example of the application procedures for the Verilog HDL)
    2011-09-30 20:24:02下载
    积分:1
  • 用uvm仿真的example code
    采用uvm-1.1d system verilog lib uvm可用于大规模仿真验证测试 配套example code提供了从入门级到深入学习的code,在modelsim 10.2c版本上运行成功了
    2022-02-21 05:41:05下载
    积分:1
  • PIC单片机学习软件及其资料
    说明:  PIC单片机学习软件及其资料,入门到精通(PIC MCU learning software and its information, entry to proficiency)
    2019-07-04 17:17:40下载
    积分:1
  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • getCPU
    获取主机CPU信息,VS2008编译通过,含详细说明(Get information on the host CPU, VS2008 compiler, containing detailed instructions)
    2014-11-27 10:07:21下载
    积分:1
  • Manip_NIOS_1
    nios processor example 1
    2015-05-22 00:17:43下载
    积分:1
  • 696518资源总数
  • 105958会员总数
  • 18今日下载