网站首页

modelsim输出文件代码演示 verilog

于 2022-03-04 发布文件大小:3.34 kB

 0  138

下载积分: 2 下载次数: 1

我要下载

代码说明：

资源描述 modelsim输出文件代码演示 verilog 内含头文件和testbench.Verilog HDL是一种硬件描述语言（HDL:Hardware Description Language），以文本形式来描述数字系统硬件的结构和行为的语言，用它可以表示逻辑电路图、逻辑表达式。

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

can_init
说明：通过SPI接口实现FPGA和MCP2515独立CAN芯片通信，功能使用modelsim仿真，实现了配置、接收、发送功能。(The communication between FPGA and MCP2515 independent can chip is realized by SPI interface. The function is simulated by Modelsim, and the function of configuration, receiving and sending is realized.)

2020-12-30 09:28:59下载

积分：1
pwm_smg_display
用三个按键控制pwm输出 key0控制是选着显示/改变频率或占空比 key1控制增加 key2控制减少数码管显示频率或占空比频率单位默认Hz（500-20KHz）占空比范围（0.1-0.9）(Control PWM output with three keys Key0 controls display/change frequency or duty cycle optionally Key1 controls the increase Key2 controls are reduced Digital tube display frequency or duty ratio Frequency unit default Hz (500-20khz) Duty cycle range (0.1-0.9))

2020-06-17 15:42:35下载

积分：1
五子棋verilog
资源描述五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog五子棋verilog

2022-04-08 19:23:01下载

积分：1
PWM
用Verilog实现的脉冲宽度调制程序，在quartus平台上测试成功。(Using Verilog implementation of pulse width modulation, in quartus platform test successfully.)

2017-08-09 16:46:13下载

积分：1
AES加密算法verilog源码
AES加密算法verilog源码 This project is the hardware implementation of the Advanced Encryption Standard with a key size of 128 bits. The implementation adheres to the FIPS-197 document which explains the same.The core can do both encryption as well as decryption.The documents aes_arch.doc and aes_tb_readme.txt give further details of the rtl implementation and test bench respectively. This code was written originally with 128 bit ports for both input and key but later converted to 64 bits each to save on i/o pins. It can be reverted back easily if one just changes the port widths and dispenses with the load signal in the top module and making approriate changes in process where load is used.Synthesis results have been included for Xilinx Spartan-3 device.The directory structure of the project is as under- AES128

2023-05-16 03:30:03下载

积分：1
Cache verilog代码
应用背景原创VERILOG HDL 实现数据指令CACHE的操作，LRU替换算法，包括1路组相连和2路组相连，包含ISE工程文件，亲测可用，初学者必备关键技术采用verilog语言设计的ARM cache，包含tb文件，写回策略。LRU替换算法

2023-05-15 11:40:03下载

积分：1
audio_verilog
AUDIO音频模块AN831的录音及播放FPGA代码，测试通过(AUDIO audio module AN831 recording and playback of FPGA code, the test passed)

2020-09-12 09:27:58下载

积分：1
ads7809
ADS7809是Burr-Brown公司推出的高精度AD采集芯片。它采用5V单电源供电,内含16位逐次逼近寄存器,采样精度高,功耗小。用Verilog实现其配置(ADS7809 is a Burr-Brown Introduces High Precision AD capture chip. It uses a single 5V supply, with 16-bit successive approximation register, sampling and high precision, low power consumption. To achieve its configuration with the Verilog)

2021-04-05 17:09:03下载

积分：1
dpll
数字锁相环 dpll的编译通过,使用verilog HDL语言对锁相环进行基于FPGA的全数字系统设计,以及对其性能进行分析和计算机仿真的具体方法(Digital phase-locked loop dpll compiler through the use of verilog HDL language on the phase-locked loop FPGA-based digital system design, as well as its performance analysis and computer simulation of specific methods)

2017-04-04 23:13:28下载

积分：1

696518资源总数
106208会员总数
21今日下载

modelsim输出文件代码演示 verilog

0 个回复

热门标签

热门下载