-
Digital-clock
数字时钟6位数码管显示。主要器件为74ls48和74ls160 /74ls161。功能:1.显示时、分、秒。2. 可以24小时制或12小时制。3. 具有校时功能(Digital clock six digital tube display. Main components of 74ls48 and 74ls160/74ls161. Features: 1. Shows hours, minutes, seconds. (2) a 24-hour or 12-hour clock. 3 a school function)
- 2013-07-18 18:11:44下载
- 积分:1
-
Fast_median_filter
说明: FPGA数字图像处理实现均值滤波,并且仿真将生成图片写出TXT格式以便使用MATLAB查看(Mean filter is realized by digital image processing in FPGA, and the generated image is written in TXT format for viewing with MATLAB.)
- 2019-06-01 21:23:25下载
- 积分:1
-
i2c
说明: PIC32MX4系列单片机I2C总线模块示例代码
PIC32MX4系列单片机I2C总线模块示例代码PIC32MX4系列单片机I2C总线模块示例代码PIC32MX4系列单片机I2C总线模块示例代码(PIC32MX4 I2C
PIC32MX4 I2C
PIC32MX4 I2C
PIC32MX4 I2C)
- 2011-03-31 09:35:50下载
- 积分:1
-
S02《Artix7修炼秘籍》MIG_DDR内存应用
说明: artix 7系列 fpga mig ddr3应用教程(Artix 7 Series FPGA MIG DDR3 Application Tutorial)
- 2020-03-22 12:58:39下载
- 积分:1
-
vga_driver
verilog语言设计的VGA驱动。在Quarus11.0下编译成功,并在Altera cyclone4开发板上测试OK(verilog language design VGA driver. In Quartus11.0 successfully compiled and Altera cyclone4 development board test OK)
- 2016-05-25 17:19:18下载
- 积分:1
-
ise
xilinx的时序约束实验,通过阅读本文档,你可以用全局时序约束来轻松提高已有的项目的系统时钟频率,同时你还可以用映射后静态时序报告以及布局布线后静态时序报告来分析你的设计性能(Xilinx timing constraints of the experiment, by reading this document, you can use the overall timing constraints to easily enhance existing projects the system clock frequency, at the same time you can also use static timing report after mapping, as well as after placement and routing static timing analysis report to you design performance)
- 2007-09-20 14:30:52下载
- 积分:1
-
SensorHub 设计文件源代码
近年来随着物联网技术的发展,传感器广泛应用在各种领域,如环境监测,等在消费电子领域,如智能手机,为用户更极端的经验,各种传感器添加到手机,随着传感器数量和种类的增加,手机电池严重测试电池寿命,基于此,最新研究的一种新技术——sensorhub技术有望改善这一问题。文件是使用FPGA设计格sensorhub源代码,希望和大家一起交流。
- 2022-03-21 10:16:55下载
- 积分:1
-
stepper_motor
control stepper motor by fpga card with vhdl program
- 2012-01-08 02:34:17下载
- 积分:1
-
sdram_hr_hw_4port
这个是DE2上的SDRAM 四个端口的驱动代码,相当实用!(This is a four-port SDRAM on a DE2 driver code, very useful!)
- 2010-07-14 21:21:05下载
- 积分:1
-
digital-PLL
收集的关于数字锁相环的理论模型和分析讨论,适用于FPGA的数字电路设计。(Theoretical models and analysis and discussion about digital PLL collected for FPGA-based digital circuit design.)
- 2015-02-11 10:39:31下载
- 积分:1