登录
首页 » Verilog » FPGA数码管时钟显示

FPGA数码管时钟显示

于 2022-03-18 发布 文件大小:1.22 MB
0 104
下载积分: 2 下载次数: 1

代码说明:

FPGA时钟显示程序,可以按照正常的时间,频率可调,数码管显示00-00-00,中间的-可改。只要采用嵌套的循环结构实现

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CalcJavaCRC
    This programa execute calc of CRC by use a table.
    2014-08-21 23:04:30下载
    积分:1
  • mutiplier
    说明:  用VHDL语言仿真乘法器设计, 经过modelsim仿真, synplify综合,并下载进FPGA验证(Multiplier design using VHDL, simulation, after modelsim simulation, synplify synthesis, and downloaded into a FPGA verification)
    2009-08-28 13:28:04下载
    积分:1
  • pld_Tetris
    基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
    2020-11-06 12:39:49下载
    积分:1
  • 20190717
    说明:  uart documentation, july 17, 2019. the document describes the basics of verilog programming and how to implement them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 基于FPGA的 图像边缘检测 的相关代码和仿真图
    基于FPGA的 图像边缘检测 的相关代码和仿真图
    2023-01-18 02:40:03下载
    积分:1
  • 向上和向下计数器在不同的机制
    我重视基本的向上和向下计数器。这不是基本up_down counter.this编码方法不同有关。
    2022-03-03 01:29:14下载
    积分:1
  • cputimer
    基于 CPU 的精确计时器,时钟频率越高,计时越准(Based on the exact CPU timer, the higher clock frequency, the more time-quasi-)
    2009-04-25 10:36:11下载
    积分:1
  • CH372
    USB设备接口的驱动程序,采用verilogHDL语言编写,并包含相关说明资料(USB device driver interface, using verilogHDL language, and contains descriptive information)
    2014-01-03 02:23:08下载
    积分:1
  • VerilogHDL_advanced_digital_design_code_Ch4
    Verilog HDL 高级数字设计源码 _chapter4(Advanced Digital Design Verilog HDL source _chapter4)
    2007-11-27 10:10:43下载
    积分:1
  • 2581
    Complex of three-point Gauss-lengend the Formula pi, Including orbital maneuvering simulation, initial orbit calculation, University of numerical analysis algorithms.
    2017-09-03 10:42:39下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载