登录
首页 » VHDL » 用Actel公司的Fusion系列FPGA开发的LCD实验程序

用Actel公司的Fusion系列FPGA开发的LCD实验程序

于 2022-03-18 发布 文件大小:2.61 kB
0 124
下载积分: 2 下载次数: 1

代码说明:

用Actel公司的Fusion系列FPGA开发的LCD实验程序-Fusion with Actel s FPGA development series LCD Experimental procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • PipelineCPU
    Quartus II 7.2环境中,采用硬件描述语言VHDL独立完成了基于MIPS指令集的32位RISC处理器的逻辑设计(quartusII mips pipeline 32bit cpu design)
    2010-05-26 16:51:42下载
    积分:1
  • 14_SDRAM
    高速流水的SDRAM控制器,最高速度可达速度在200M左右(high speed SDRAM controller)
    2019-06-17 18:43:54下载
    积分:1
  • AN66806
    提供了利用 GPIF 对 FX2LP 与同步 FIFO CY7C4625-15AC 之间的接口进行设计的源代码(Provides for the use of GPIF FX2LP and synchronization FIFO CY7C4625-15AC to design the interface between the source code)
    2013-08-13 14:42:55下载
    积分:1
  • ethmac10g
    千兆以太网设计,包括组包解包,可以实现大数据传输功能。(Unpack the gigabit Ethernet is designed, including group package, can realize large data transfer function.)
    2020-09-01 16:48:09下载
    积分:1
  • 用VHDL语言仿真交通灯 用VHDL语言仿真交通灯
    用VHDL语言仿真交通灯 用VHDL语言仿真交通灯-Simulation using VHDL language VHDL language with traffic lights traffic lights Simulation
    2022-01-26 03:57:23下载
    积分:1
  • 主要是步进电机的驱动源,用Verilog VHDL开发,个人取向…
    XC95144步进电机驱动器源码,采用verilog vhdl开发,个人原创-XC95144 stepper motor drive source, using verilog vhdl development, personal originality
    2022-03-23 12:55:12下载
    积分:1
  • 16ChannelDeserializer
    说明:  LVDS De-serialization
    2019-06-20 14:53:25下载
    积分:1
  • sample_SPI
    这是一个瑞萨R78/G13的SPI演示程序,详细的放置了说明,很有用的源码(This is one of the SPI Renesas R78/G13 demonstration program, placed a detailed description of very useful source)
    2013-09-03 02:59:19下载
    积分:1
  • I2C总线在可编程逻辑器件上实现的VHDL源码
    I2C总线在可编程逻辑器件上实现的VHDL源码-VHDL source codes for realizing I2C
    2022-12-10 08:10:03下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载