登录
首页 » Verilog » LQ091B1LW01 TFT LCD Spartan-6 FPGA driver

LQ091B1LW01 TFT LCD Spartan-6 FPGA driver

于 2022-04-08 发布 文件大小:1.37 MB
0 87
下载积分: 2 下载次数: 1

代码说明:

This is a demo for TFT LCD LQ091B1LW01(Sharp 9.1inch, 822 X 260) with Spartan-6 FPGA.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pdf
    说明:  一种基于FPGA的调频连续波方位向多通道 FMCW SAR的实时成像信号处理方法及FPGA,包 括:步骤一、计算重构矩阵;步骤二、重构方位向 多通道数据,包括:步骤2 .1、对各个通道的回波 数据沿方位向分别间隔补零,并进行方位向傅里 叶变换;步骤2 .2、将方位向傅里叶变换之后各个 通道方位向相同位置的点组合为一个向量并与 重构矩阵相乘,得到重构完成的方位向数据;(An azimuth multichannel FMCW based on FPGA FMCW SAR real-time imaging signal processing method and FPGA, package Including: Step 1: calculate the reconstruction matrix; step 2: reconstruct the orientation Multichannel data, including: step 2.1, echo of each channel The data is compensated with zero along the azimuth direction respectively, and the azimuth Fourier is carried out Step 2.2, after the azimuth Fourier transform The points of the same position in the channel azimuth are combined into a vector and are connected withThe reconstruction matrix is multiplied to get the reconstructed azimuth data Step 2.3. Repeat step 2.3 for the data of different distance gates)
    2020-02-07 19:47:41下载
    积分:1
  • can-lite-vhdl-master
    说明:  CAN VHDL Code. Behavioral implementation of CAN bus interface.
    2021-01-19 21:48:41下载
    积分:1
  • alarm
    闹钟设计,VHDL,源代码。闹钟设计,VHDL,源代码。(Alarm clock design, VHDL, the source code.)
    2011-05-23 18:30:29下载
    积分:1
  • divider
    用VERILOG实现一个被除数为8位、除数为4位的高效除法器(With VERILOG implement a dividend for the 8-bit, 4-bit effective divisor divider)
    2020-11-19 11:39:37下载
    积分:1
  • counter2
    spartan-3e fpga vhdl 实现的计数器 记满后点亮小灯(spartan-3e fpga vhdl counter to light led)
    2012-04-23 16:38:30下载
    积分:1
  • 16-bit-CPU
    单周期16位CPU的设计,我们的计算机组成原理课设,可以实现R型、I型和J型指令,内有报告和指导书(Single-cycle 16-bit CPU design, our Principles of Computer Organization class set, you can achieve R-type, type I, and J-type instructions, reports and instructions)
    2020-08-02 10:28:35下载
    积分:1
  • homework32
    说明:  这是32位移位寄存器,是用verilog编写的,能够实现从1到31位的左或右的移位(This is a 32-bit shift register, is prepared verilog, can be realized from the 1-31 shift left or right)
    2009-07-27 15:54:00下载
    积分:1
  • saw
    使用verilog语言实现锯齿波的产生,完美调试成功(The use of Verilog language to produce sawtooth waves)
    2021-04-26 11:08:45下载
    积分:1
  • QC_LDPC_FPGA
    LDPC QC-LDPC 基于FPGA的QC-LDPC实现 论文(LDPC QC-LDPC FPGA-based QC-LDPC detailed implementation steps Thesis)
    2021-04-08 09:29:00下载
    积分:1
  • verilog2
    Learning Verilog Chinese Version Part 2
    2012-06-15 03:24:15下载
    积分:1
  • 696518资源总数
  • 105559会员总数
  • 1今日下载