登录
首页 » Verilog » verilog七段数码管

verilog七段数码管

于 2022-06-13 发布 文件大小:4.34 MB
0 196
下载积分: 2 下载次数: 1

代码说明:

基于xilinx公司的basys3做的项目,利用一个拨码开关控制,开关状态分别正序倒序显示1234

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fftverilog
    关于FFT实现的Verilog代码,(FFT realize on the Verilog code,)
    2008-02-28 14:02:22下载
    积分:1
  • FPGA_5
    无SDRAM的PCI采集,给出PCI采集的FPGA程序,桥芯片也为PLX9054,已验证通过(No SDRAM, PCI capture, given FPGA PCI acquisition program, bridge chips for PLX9054, has been verified by)
    2015-01-07 22:57:46下载
    积分:1
  • IEEE_030_powerworld
    The IEEE 30-bus modified test system has 6 synchronous machines with IEEE type-1 exciters, 4 of which are synchronous compensators, 36 buses, 37 transmission lines, 10 transformers and 21 constant impedance loads. The total load demand is 283.4 MW and 126.2 MVAr.
    2020-07-03 02:20:02下载
    积分:1
  • util_gmii_to_rgmii
    说明:  rgmii代码编写,实现rgmii接口功能,可进行参考设计(The rgmii code is written to realize the function of rgmii interface, which can be used for reference design)
    2021-03-18 10:19:20下载
    积分:1
  • GCD
    Verilog 最大公约数设计RTL级代码和芯片设计图(Verilog GCD Design and synthesis layout )
    2021-04-26 15:48:45下载
    积分:1
  • svpwm3
    基於空間向量調變的開關法,在於載波做比較切出方波再送至開關讓馬達啟動(Based on the switching method of space vector modulation, the square wave is cut out for carrier comparison and sent to the switch to start the moto)
    2019-01-04 16:07:37下载
    积分:1
  • wavelet
    采用Verilog语言,实现db8小波分解(Realizing wavelet decomposition)
    2021-04-02 17:09:07下载
    积分:1
  • 基于FPGA的DDR3控制器
    这个代码为基于XILINX FPGA的DDR3控制部分,实用性很强,忍痛拿来分享,望各位笑纳。
    2022-04-13 09:35:34下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • Advanced-FPGA-Design
    Advanced FPGA Design - Architecture, Implementation, and Optimization(Advanced FPGA Design- Architecture, Implementation, and Optimization)
    2015-04-13 16:00:33下载
    积分:1
  • 696516资源总数
  • 106641会员总数
  • 4今日下载