登录
首页 » VHDL » 直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...

直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...

于 2022-06-17 发布 文件大小:632.46 kB
0 109
下载积分: 2 下载次数: 1

代码说明:

直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为50MHz,由PLL产生DDFS的工作时钟166.67MHz,地址位宽为24位,频率字为20,相位字为10,RAM用于存储查找表,其地址位宽为10,数据位宽为8。-Direct Digital Frequency Synthesizer ( DDFS) of the VHDL program, the development environment is QuartusII, the system clock to 50MHz, the work of DDFS generated by PLL clock 166.67MHz, address bit-width of 24-bit frequency word is 20, phase word for 10, RAM used to store look-up table, its address is 10 bits wide, the data is 8 bits wide.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • mac
    基于网口的收发数据及解析数据内容的verilog代码实现(Based on the Internet port to send and receive data and parse the contents of the data verilog code)
    2017-04-24 10:13:55下载
    积分:1
  • system
    清华大学电子课程设计:Verilog,QuartusII可正确运行,可下载到FPGA上,完成远程通信的整体任务,PC发数据,键盘输入运算符与运算数计算将结果显示在数码管上并返回给PC机,需异步串口调试软件(Verilog, QuartusII run correctly, can be downloaded to the FPGA, to complete the overall task of remote communication, PC send data, keyboard operators and operands calculation displays the results in digital tube and returned to the PC, to be asynchronous serial debugging software)
    2020-08-16 23:38:25下载
    积分:1
  • Short-Protograph-Based-LDPC-Codes-
    LDPC码的短循环对LDPC码性能的影响 (Short Protograph-Based LDPC Codes)
    2013-04-21 19:06:42下载
    积分:1
  • Xcell1
    W elcome to X CELL, the new Xilinx customer newsletter. By sending us your development system registration card you automatically became n charter subscriber to this quarterly publication. It is our intent to make this an informative, easy to read, responsive and-hopefully- interactive newsletter. We want to supply you with early and correct information, tell you about the status of our products and about our plans, about bugs and their workarounds, give you applications ideas and convey to you some of the en thusiasm that we feel for our Programmable Gate Arrays. If you have questions or suggestions, please send them to me. II Letters to the Editor make a newsletter more lively. Peter Alfke, Editor
    2014-12-25 01:07:59下载
    积分:1
  • digital_lock_vga_display
    Altera DE1平台的数字密码锁设计,可以驱动VGA显示(Altera DE1 platform digital password lock design, can drive VGA display)
    2017-10-31 10:41:38下载
    积分:1
  • MRAM2012
    STT-MRAM磁性存储器全部verilog代码和仿真验证代码,包括行为模块,读写模块和控制模块,已经经过验证完全正确(STT-MRAM magnetic memory all the code and simulation code, including behavior module, reader module and the control module, has been proven entirely correct)
    2020-06-29 14:20:02下载
    积分:1
  • SSI-ABZ
    SSI转ABZ信号FPGA程序,测试完全可用(Function of SSI convert to ABZ signal,is available)
    2019-05-19 15:37:48下载
    积分:1
  • vga_ctl_640x480
    VGA 640x480 driver in verilog
    2010-08-16 02:48:43下载
    积分:1
  • REMOTE
    orcad schematics for 8051 with rtc and lcd
    2011-12-01 07:11:52下载
    积分:1
  • verilog program for real time clock.. select the .v file to view the code.
    verilog program for real time clock.. select the .v file to view the code.
    2022-01-26 07:14:23下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载