-
004
51单片机的下载器PCB图,可以用于at89cXX和at89c0xx系列的单片机的程序烧录,简单好用!使用proteus画的板。(51 MCU PCB map downloader, can be used at89cXX and procedures for microcontroller series at89c0xx burning, easy to use! Drawing board with proteus.)
- 2011-10-26 11:03:40下载
- 积分:1
-
VGA_yanse
用fpga实现VGA16色真彩的图片显示,且在AX301实验板上已经调试过(VGA16 achieve true color with fpga pictures show, and in the AX301 has been tuned breadboard)
- 2021-02-05 17:59:57下载
- 积分:1
-
mealy_sequence
实现米粒状态机
用verilog语言实现状态机的过程(Implement a state machine with a grain of rice verilog state machine language course)
- 2011-11-09 19:02:27下载
- 积分:1
-
1024point-fft--using-verilog-hdl
1024点快速傅里叶变换,使用verilog hdl硬件描述语言(1024point FFT,using verilog hdl)
- 2013-03-09 10:54:42下载
- 积分:1
-
uart
说明: uart 发送模块接收模块及tb,其中可以选择不同波特率进行收发,代码带有详细注释。(UART sending module and receiving module)
- 2020-06-20 20:00:02下载
- 积分:1
-
Xilinx_AXI
说明: AXI verilog designs with testbench: AXI-lite, AXI, AXI-stream
- 2020-04-21 01:18:30下载
- 积分:1
-
qpsk_mod_demod
qpsk调制解调,结果可以通过示波器进行观察(qpsk modulation and demodulation, the results can be observed by an oscilloscope)
- 2015-03-19 12:25:02下载
- 积分:1
-
shumaguandongtai
VHDL的动态扫描显示六个数码管,包含分频代码产生25kHz的扫描信号作为时钟。(VHDL dynamic scanning display six digital tube contains 25kHz scanning signal is generated as a clock divider code.)
- 2012-11-26 14:40:42下载
- 积分:1
-
一个同步有限状态机(FSM)的设计是一个数字的共同任务…
Designing a synchronous finite state machine (FSM) is a common task for a digital
logic engineer. This paper discusses a variety of issues regarding FSM design using
Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
different methodologies are compared using real-world examples.
- 2022-01-26 02:12:10下载
- 积分:1
-
tongbu
使用VERILOG开发时钟同步算法,能够从数据信号中提取时钟信息,(Clock synchronization algorithm using VERILOG developed to extract the clock from the data signal information,)
- 2020-11-11 12:39:44下载
- 积分:1