登录
首页 » Verilog » 用FPGA实现cordic算法

用FPGA实现cordic算法

于 2022-07-11 发布 文件大小:2.80 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

用verilog语言实现codic算法,按照原理敲出的代码,经仿真代码正确,效果理想

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Huffman_enc_dec
    Huffman encoder decoder verilog
    2021-03-21 00:49:17下载
    积分:1
  • 01-USB
    usb读取,仅供参考,在实际应用中要更改以下数据。(Read usb data)
    2012-12-24 15:35:40下载
    积分:1
  • i2c
    本文研究的IIC总线控制器具有如下特征 1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。 2.多主操作 3.软件可编程时钟频率 4.时钟拉伸和等待状态生成 5.软件可编程确认位 6.时钟同步设计 7.仲裁中断丢失,自动转移取消 8.开始/停止/重复启动检测/确认生成 9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics. 1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18]. 2. Multiple Main Operations 3. Software programmable clock frequency 4. Clock stretching and waiting state generation 5. Software Programmable Confirmation Bit 6. Clock Synchronization Design 7. Loss of arbitration interruption and cancellation of automatic transfer 8. Start/Stop/Repeat Start Detection/Verification Generation 9. Bus busy detection)
    2019-06-18 12:18:10下载
    积分:1
  • 74ls138-integral-4-wire-encoder-16
    74ls138组成16..4线编码器 经过本人验证(74ls138 composed of 16 .. 4 line encoder after I verify)
    2011-09-20 19:00:59下载
    积分:1
  • cntrlr
    verilog code for bus controller
    2014-03-19 15:17:24下载
    积分:1
  • ds1820
    基于FPGA的温度控制系统 VHDL 数码管显示温度 ds1820 温度报警(The temperature control system based on FPGA VHDL digital display temperature ds1820 temperature alarm)
    2015-01-06 14:08:43下载
    积分:1
  • pidd
    VERILOG HDL pid算法 带仿真验证(pid by verilog HDL)
    2020-11-13 10:09:43下载
    积分:1
  • hamid
    very nice program that i ensure anyone can use easily and will be efficient for hard project of elevator
    2009-07-26 13:27:38下载
    积分:1
  • T13_USB
    本示例为基于FPGA红色飓风一代IDS-EP1C6/12开发板的USB传输,实现了pc端接收来自FPGA开发板的数据,并显示条纹,具体使用说明见解压后的说明文档。(This example is based on red hurricane generation FPGA development board' s USB transfer IDS-EP1C6/12 realized pc client receives the data from the FPGA development board and display stripes, detailed instructions, see the documentation after decompression.)
    2011-01-05 15:10:38下载
    积分:1
  • turbo_encoder
    在赛灵思的FPGA上实现turbo码的编码程序,使用Verilog语言实现。(Implemented on Xilinx FPGA in the turbo coding principle, the use of Verilog language.)
    2021-04-19 09:38:51下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载