-
Verilog-shift-mulfunction
FPGA verilog 实现任意位宽的移位相乘法,有符号小数或者有符号整数相乘。函数调用方式(FPGA verilog achieve any bit-wide shift multiplication , signed or signed decimal integer multiplication . Function call
)
- 2014-06-21 17:08:12下载
- 积分:1
-
biaojue4
此代码实现4人表决功能,4人中有三人同意即为通过。(Four voting)
- 2013-10-29 21:46:07下载
- 积分:1
-
uart_vivado
说明: UART 收发模块,可移植,编程平台为vivado(uart communication transceiver module, portable)
- 2020-10-17 13:33:10下载
- 积分:1
-
phone
用DE0开发板实现电话计费器,基本功能:可设置通话模式,能初始化话费余额,拨动开关可进入通话模式,并根据通话时间和相应通话模式扣除相应的费用。通话过程中能够通过开关切换显示通话时间和话费余额,并可暂停通话。压缩包里有详细的WORD文档的说明,包括波形仿真和DE0的引脚功能介绍。(Implemented by DE0 board telephone billing, basic function: to set the call mode, you can initiate credit balance, toggle switch into the talk mode, and deduct the cost of a call based on call time and the corresponding mode. Call talk time and can be displayed by switching credit balance, and mute. Compression bag has a detailed description of WORD documents, including the waveform simulation and DE0 pin function description.)
- 2020-11-06 13:19:49下载
- 积分:1
-
uart
uart通信的Verilog实现,包含rx tx 以及testbench(Verilog implemention of UART telecommunicate)
- 2018-09-18 17:06:06下载
- 积分:1
-
masera2017
fpga hardware hevc implementation
- 2018-08-06 01:26:57下载
- 积分:1
-
Verilog Booth 型乘法器
此文件描述的 verilog booth 型乘法器的代码。源代码是模拟和验证效果会更好
- 2022-08-21 23:35:26下载
- 积分:1
-
AXI-HP-ZYNQ
用Vivado IPI搭建的Zynq-7000 PS到PL通信过程,使用了AXI-HP接口,利用AXI-DMA IP实现直接读写DDR的过程,软件可以配置传输尺寸。(The Zynq-7000 PS to PL communication process is built by Vivado IPI. AXI-HP interface is used, and AXI-DMA IP is used to read and write DDR directly. The software can configure the transmission size.)
- 2020-12-01 20:39:27下载
- 积分:1
-
CPU-Verilog
简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
- 2020-06-23 19:40:01下载
- 积分:1
-
DATA_Scramble
扰码器的FPGA实现,选择的扰码器规格为15位移位寄存器。(FPGA scrambler, scrambler specifications for a 15 bit shift register.)
- 2021-01-16 19:28:46下载
- 积分:1