-
adder16b
说明: 潘松那本书上用vhdl语言描述的16位并入并处加法器(Pan book vhdl language used to describe the 16-bit adder into his)
- 2009-07-23 17:02:22下载
- 积分:1
-
FPGA_UART_FIFO
fpga与pc的串口通信,使用fifo作为数据缓存。数据从串口读入,存入读取缓存rdfifo里面,然后由控制模块控制,将数据存入写出缓存wrfifo中,串口TX口向WRFIFO发出读取数据的请求,读取数据。
- 2022-01-21 06:22:51下载
- 积分:1
-
cordic
实现可连续输入数据做三角函数变换处理,通过verilog代码实现,(It realizes triangular function transformation for continuous input data.)
- 2020-06-21 22:40:01下载
- 积分:1
-
daima
Rst是低电平有效的系统复位信号,Clk是时钟信号。AB[5:0]是地址信号,DB[7:0]是数据信号,wr是低电平有效的写信号。start是启动信号。
模块中有一个64x8的双端口的存储器。系统复位结束后,可以通过AB、DB和wr信号向同步存储器写入数据。当写入64个数据后,给出一个Clk周期宽度的脉冲信号start,则系统从存储器0地址处开始读出数据,读出的8位数据从低位开始以3位为一组,每个时钟周期输出一组,即第一个时钟周期输出[2:0]位,第二个时钟周期输出[5:3]位,第三个周期输出1地址的[0]位和0地址的[7:6]位,直至将存储器中64x8数据全部输出。若最后一组不足三位,则高位补0。
(Rst is an active-low system reset signal, Clk is a clock signal. AB [5: 0] is the address signal, DB [7: 0] is the data signal, wr write signal is active low. start is the start signal. Module in a dual port memory of 64x8. After the reset, you can write data to the synchronous memory by AB, DB and wr signals. When data is written to 64, given the width of a pulse signal Clk cycle start, the system begins to read the memory address 0, 8 data read out a low starting with three as a group, each clock outputs a set period, which is the first clock cycle of the output [2: 0] bits, the second clock cycle output [5: 3] position, the third cycle of the output of an address [0] and 0 address [7 : 6] bit, until all the data in memory 64x8 output. If the last group of less than three, the high 0s.)
- 2014-12-11 20:16:04下载
- 积分:1
-
7×7交叉使用Verilog
这是Verilog代码使用Verilog实现交叉。
- 2022-10-06 06:25:03下载
- 积分:1
-
histogram_new
Verilog语言描述,统计图片的像素值直方图(Verilog,Pictures of the pixel value histogram statistics)
- 2021-03-04 17:39:31下载
- 积分:1
-
负数的三重移位
它们是位加法器macha oekeokoekwawadfgvmaeslf;ak;qedkdfsmlaslkmdf,m;
- 2022-02-05 18:56:43下载
- 积分:1
-
A4_Uart_Top
串口! 这是一个使用的通信程序 , 非常好用。(serial port Serial port! This is a communication program used, very useful.)
- 2020-06-17 14:00:01下载
- 积分:1
-
VGA_Test
说明: 基于FPGA的VGA驱动代码VHDL
在显示屏显示一个汉字(FPGA-based VHDL code of the VGA driver that a character in the display)
- 2009-08-10 14:55:27下载
- 积分:1
-
beep_interface
这些代码为 对于基本的FPGA使用模块beep进行了例化 在工程 系统级建模时只需要直接调用就好了(The code for the basic FPGA using the module beep instantiated only need to be called directly in the engineering system-level modeling like)
- 2013-05-05 21:07:18下载
- 积分:1