登录
首页 » VHDL » it is a multiplier used in RIsc architecture based processor.......

it is a multiplier used in RIsc architecture based processor.......

于 2022-08-09 发布 文件大小:2.90 MB
0 89
下载积分: 2 下载次数: 1

代码说明:

it is a multiplier used in RIsc architecture based processor.......

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ISE
    设计一4位比较器,画出门级电路图,用verilog语言完成设计。 (Design a four comparators, drawing out level circuit diagram, complete the design using verilog language. )
    2015-12-11 21:16:12下载
    积分:1
  • svtb_ahb_sram
    说明:  一款verilog设计的SRAM控制器,可以实现AHB总线控制的功能。(abcdefghijklmnopqrstuvwxyz)
    2020-06-30 13:40:02下载
    积分:1
  • MAX262
    MAX262是一款可程控滤波芯片,该是它的英文数据手册.(MAX262 is a programmable filter chip, which is its data sheet in English.)
    2007-08-14 16:32:01下载
    积分:1
  • 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…
    FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
    2022-06-20 20:06:05下载
    积分:1
  • LEDtest
    vhdl 实现fpga 闪灯控制 流水线闪灯 还用signalTAP进行检测,给初学者参考(vhdl fpga flash control lines to achieve flash is also used signalTAP testing, to advanced users)
    2010-06-10 16:27:57下载
    积分:1
  • LCD例程 altera官方Verilog代码 详尽简单实用
    LCD例程 altera官方Verilog代码 详尽简单实用-LCD routines altera official Verilog code is simple and practical details
    2022-09-20 01:40:03下载
    积分:1
  • 浅显易懂的vrilogHDL的程序,可以帮助你迅速上手
    浅显易懂的vrilogHDL的程序,可以帮助你迅速上手-Easy and simple VerilogHDL programs to help you to get to the language quickly.
    2022-03-05 20:26:55下载
    积分:1
  • HDB3码编码器
    本文以FPGA为硬件平台,基于EDA工具QUARTUSⅡ为软件平台上对HDB3编/译码进行实现。由于在EDA的软件平台QUARTUSⅡ上不能处理双极性的信号,因此对HDB3码的编/译码的实现分为:软件部分和硬件部分。软件部分是基于QUARTUSⅡ的平台上对输入的码元进行编码和译码,通过系统仿真,验证了HDB3码的编译码的正确性;硬件部分采用CD74HC4052双四选一的数模选择器实现单极性到双极性的转换;采用AD790和SE5539实现双极性到单极性的转换。最后,通过仿真,验证了方案的正确性。
    2022-10-23 04:50:03下载
    积分:1
  • lovesh
    NN CONTROLLER FOR UPQC
    2012-11-12 14:01:31下载
    积分:1
  • std_ovl_v2p7_Feb2013
    目前最新的OVL库,里面是标准的ASSERTION模块,支持VHDL刚Verilog,最近在做AXI协议验证的时候用到,分享下(The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.)
    2021-04-28 21:38:43下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载