登录
首页 » Verilog » 数字代码管显示0-9

数字代码管显示0-9

于 2022-08-11 发布 文件大小:6.11 kB
0 76
下载积分: 2 下载次数: 1

代码说明:

开发板管脚有利于显示从0-9的所有数字,能够依次显示,能自己设定时间。字体会变化。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dot_product
    实现矩阵相乘,即点积运算,为VERILOG语言。可以根据自己的需要改变维数,采用了流水线的结构(Achieve matrix multiplication, ie dot product operations, for VERILOG language. You can change the dimension according to their needs, using a pipeline structure)
    2015-01-27 10:52:52下载
    积分:1
  • Chapter11-13
    第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。(Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.)
    2009-11-17 13:57:09下载
    积分:1
  • altera
    altera官方的各种有用的参考资料,都是自己收集的,遇到问题可以很方便的查看(altera official variety of useful references, are their own collection, problems can easily view)
    2014-06-02 10:39:18下载
    积分:1
  • MRAM2012
    STT-MRAM磁性存储器全部verilog代码和仿真验证代码,包括行为模块,读写模块和控制模块,已经经过验证完全正确(STT-MRAM magnetic memory all the code and simulation code, including behavior module, reader module and the control module, has been proven entirely correct)
    2020-06-29 14:20:02下载
    积分:1
  • 24小时计时时钟
    说明:  实现24小时计时,因为位数不够,这里是12进位,可自行调整进位数(Realize 24-hour timing, because the number of digits is not enough, here is 12 carry, you can adjust the carry number by yourself.)
    2020-06-23 19:40:01下载
    积分:1
  • rtl
    基于AD9226的ad转换程序资料,从采集到数位转换再到模量转换(AD conversion program data based on AD9226)
    2020-12-06 21:09:22下载
    积分:1
  • elevator-control
    三层电梯的详细电路 Foundation版 包括强行开关门打断(Elevator control Foundation project)
    2011-09-26 17:57:56下载
    积分:1
  • SRAM 简单测试
    SRAM简单测试,测试其性能及其速度,判断SRAM是否可用(Test its performance and speed to determine if SRAM is available)
    2020-07-10 09:58:55下载
    积分:1
  • 显示FPGA板上的几个LED灯
    这段代码件实事吊炸天了,我重来都没有看过更好的了。学习verilog就必须要知道学会汇石油这段嗲吗,因为他真的很棒!
    2022-03-01 04:21:35下载
    积分:1
  • al422b
    AL422B,FPGA写的控制时序。XIWANGDUIDAJIAYOUYONG(AL422B,timing of AL422b.)
    2014-04-17 21:41:09下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载