登录
首页 » Verilog » UART 变送器

UART 变送器

于 2022-08-13 发布 文件大小:6.15 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

UART 变送器正以一个 8 位数据总线和 8 位地址总线。变送器 FIFO 是包含和发射机状态机包括国家: 闲着,开始的传输,传输停止的实际数据传输。UART 变送器可以连接到任何具有可配置的数据和地址总线的 UART 接收机。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • nor_flash_core
    Verilog实现的NOR FLASH控制器,基于M25P128开发,功能完整,简洁易懂,自用无问题。(Verilog implementations NOR FLASH controller, based M25P128 development, full-featured, easy to read, for personal use, no problem.)
    2021-03-09 14:09:27下载
    积分:1
  • DFT
    说明:  DFT FPGA实现,simulink到vivado(DFT FPAG implement base on simulink and HLS)
    2020-09-22 18:08:58下载
    积分:1
  • TCON
    用verilog编程的TCON模块(时序控制器)的程序(Verilog programming module with TCON (timing controller) program)
    2013-06-26 10:50:59下载
    积分:1
  • I2C_CSDN
    verilog 编写的I2C程序,控制D/A的(I2C program written by Verilog to control D/A)
    2020-06-18 21:20:02下载
    积分:1
  • memristor
    忆阻器的SPICE建模模型说明及仿真结果说明(Memristor SPICE modeling and simulation results show that the model describes)
    2020-11-29 17:09:31下载
    积分:1
  • FPGA
    verilog编写的QPSK发射机的FPGA部分,已经过验证,完全达到要求。调制矢量误差4%(QPSK transmitter verilog prepared by the FPGA portion, has been proven, fully meet the requirements. Modulation vector error of 4 )
    2013-10-08 14:58:23下载
    积分:1
  • 基于dds的波形发生器
    说明:  DDS的基本原理主要由五部分组成,分别是;相位累加器,正弦波形存储器,数模转换器,低通滤波器和时钟,将相位累加器输出的数据作为地址,用来查询表的数据,将取出的正弦数据通过数模转换器输出模拟信号,模拟信号再通过一个低通滤波器输出纯净的正弦波信号。(The basic principle of DDS is mainly composed of five parts: phase accumulator, sinusoidal waveform memory, digital to analog converter, low-pass filter and clock. The output data of phase accumulator is used as address to query the data of table. The extracted sinusoidal data is output analog signal through digital analog converter, and the analog signal is output pure sine through a low-pass filter Wave signal.)
    2020-09-16 23:34:30下载
    积分:1
  • r80515
    r80515源代码,包含说明文档。FPGA验证通过(r80515 source code, including documentation. Verified by FPGA)
    2011-04-19 10:14:01下载
    积分:1
  • track_version2
    说明:  fpga实现相关滤波算法中的CSK算法,采用仿真的方式验证结果 fpga是xilinx 仿真工具是vivado2018.2 语言是verilog(The CSK algorithm is implemented in FPGA, and the results are verified by simulation FPGA is Xilinx The simulation tool is vivado 2018.2 Language is Verilog)
    2021-04-29 16:08:42下载
    积分:1
  • altfp_matrix_mult
    浮点数 矩阵乘法模块 verilog语言编写 可直接调用(Floating-point matrix multiplication module can directly call verilog language)
    2013-12-18 15:08:36下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载