-
vga_driver
verilog语言设计的VGA驱动。在Quarus11.0下编译成功,并在Altera cyclone4开发板上测试OK(verilog language design VGA driver. In Quartus11.0 successfully compiled and Altera cyclone4 development board test OK)
- 2016-05-25 17:19:18下载
- 积分:1
-
VHDL_PWM
FPGA,用VHDL语言产生可调的PWM波(FPGA, VHDL language adjustable PWM wave)
- 2020-12-20 21:29:09下载
- 积分:1
-
SPI_Master
此代码是SPI接口的Master的Verilog源代码,经上板测试是没有问题的,请大家放心使用
(This code SPI Interface Master of Verilog source code, there is no problem on board test, please rest assured to use)
- 2021-02-25 09:19:38下载
- 积分:1
-
attachments_2010_01_29
dct and idct vhdl code
- 2010-03-24 23:08:41下载
- 积分:1
-
filter-design
MBD-FPGA数字滤波器设计基本流程,基于DSP builder(MBD-FPGA basic process of digital filter design)
- 2020-12-02 20:39:26下载
- 积分:1
-
基于FPGA的任意波形发生器
说明: 基于FPGA的任意波形发生器DDS,verilog编写,正常使用(Arbitrary waveform generator DDS based on FPGA)
- 2020-06-09 15:24:11下载
- 积分:1
-
RobustVerilog_free1.2_win
RobustVerilog生成verilog工具(RobustVerilog version)
- 2021-01-22 18:18:41下载
- 积分:1
-
callback
This is code of UVM CALLBACK function.
- 2020-06-24 15:40:02下载
- 积分:1
-
cn1
在MATLAB的SIMULINK中,用DSPBUILDER实现计数功能,控制LED指示灯.(In MATLAB SIMULINK, DSPBUILDER is used to realize counting function and control LED indicator lamp.)
- 2018-08-16 15:35:47下载
- 积分:1
-
中值滤波算法
中值滤波实现。选择在Vivado软件上采用Verilog语言来编写中值滤波算法,搭建出完整的数据处理系统架构,通过仿真和验证来判断数据的处理效果,并在实际的设计过程中根据出现的问题提出解决方案。(Median filter implementation. The author chose Verilog language to write the median filter algorithm in Vivado software, built a complete data processing system architecture, judged the data processing effect through simulation and verification, and proposed a solution according to the problems in the actual design process.)
- 2018-05-30 13:44:03下载
- 积分:1