-
ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.
ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.-ADC0809 VHDL control procedures, based on the VHDL language, to achieve control of ADC0809.
- 2023-01-22 19:10:03下载
- 积分:1
-
20071026_091831_632
SOPC基于MATLAB与DSP Builder设计技术
实验使用说明,非常详细,易于上手(dsp builder)
- 2009-04-01 14:44:16下载
- 积分:1
-
0到255任意整数半整数分频Verilog HDL.rar
0到255任意整数半整数分频Verilog HDL.rar-0-255 arbitrary integer half-integer frequency division Verilog HDL.rar
- 2022-02-06 06:46:57下载
- 积分:1
-
BLDC_Simplorer_Maxwell_Cosimulation
这个是永磁无刷直流电机的本体结构和控制电路的联合仿真,既可以设计电机的结构,又可以搭电机的控制系统。(This is the body structure of the permanent magnet brushless DC motor and control circuit co-simulation, both the structure of the motor can be designed, they can take control of the motor system.)
- 2021-03-26 11:39:13下载
- 积分:1
-
Modelsim
不错的Quartus II 与modelsim结合仿真简介笔记,较为适合初学者,希望对大家有帮助!()
- 2008-06-06 18:16:53下载
- 积分:1
-
串口程序,基于VHDL 的,很好的程序
快下吧
串口程序,基于VHDL 的,很好的程序
快下吧-Serial procedures, based on VHDL, and a very good program, are you fast
- 2022-02-04 10:08:53下载
- 积分:1
-
直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...
直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为50MHz,由PLL产生DDFS的工作时钟166.67MHz,地址位宽为24位,频率字为20,相位字为10,RAM用于存储查找表,其地址位宽为10,数据位宽为8。-Direct Digital Frequency Synthesizer ( DDFS) of the VHDL program, the development environment is QuartusII, the system clock to 50MHz, the work of DDFS generated by PLL clock 166.67MHz, address bit-width of 24-bit frequency word is 20, phase word for 10, RAM used to store look-up table, its address is 10 bits wide, the data is 8 bits wide.
- 2022-06-17 05:09:27下载
- 积分:1
-
verilog_lab_solution
Verilog 实验代码。。。经典的,里面都是完整的项目文件。 ISE环境。(Verilog test code. . . Classic, which is a complete project file. ISE environment.)
- 2011-12-01 23:44:40下载
- 积分:1
-
Snacke
基于NiosII系统的可以在DE2-115板子上运行的吞食蛇游戏!(可以使用RS2键盘进行控制)(DE2-115 board NiosII system swallowed snake game! , (RS2 keyboard control))
- 2013-01-01 10:12:03下载
- 积分:1
-
vhdl_lms
vhdl 语言实现的lms算法的自适应滤波器 两种实现方式 包括改进(VHDL language lms algorithm adaptive filter implemented in two ways including improved)
- 2012-04-26 18:15:02下载
- 积分:1