登录
首页 » VHDL » crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,

crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,

于 2022-10-07 发布 文件大小:48.71 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,-CRC check, certified correct, you can download directly, there are deficiencies can correct me,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 数码管显示程序,可以显示当前的数值,可以动态显示和静态显示 可以选择显示方式...
    数码管显示程序,可以显示当前的数值,可以动态显示和静态显示 可以选择显示方式-Digital tube display program can display the current value, you can dynamically display and static displays can choose to display
    2022-08-24 08:48:59下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • EPM570
    非常好的EPM570(CPLD)学习程序源码,适合初学者,能让其快速入门(Very good EPM570 (CPLD) learning program source code, suitable for beginners, allowing its Quick Start)
    2013-09-11 10:18:59下载
    积分:1
  • nco11000
    实现输入一正弦波和噪声的叠加,介绍详细欢迎下载(The input of a superposition of sine wave and noise introduced in detail)
    2010-05-16 14:19:53下载
    积分:1
  • Radix-8 Booth Encoded Modulo
    vhdl 代码为基数 8 展位编码模块乘数与自适应延迟的高动态范围残留一些系统
    2022-08-25 03:41:29下载
    积分:1
  • Interleaver_Deinterleaver
    通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。(Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.)
    2021-04-17 15:18:53下载
    积分:1
  • hdmi_demo
    hdmi 视频编解码输入输出模块,verilog实现(hdmi encoder and decoder in verilog.)
    2020-07-28 17:08:41下载
    积分:1
  • 改进的DCT算法设计,veriloghdl实现
    改进的DCT算法设计,veriloghdl实现-Improved DCT algorithm design, veriloghdl realize
    2022-03-07 20:38:18下载
    积分:1
  • assg-9-1-(lift-controller)
    Lift Controller in vhdl using process statement and state disgram
    2013-02-28 13:42:28下载
    积分:1
  • 这是一个FIR低通滤波器,以
    一个FIR低通滤波器,最小阻带衰减-30db,带内波动小于1db.用MAXPLUS2设计与仿真。-This is a FIR LPF, with-30dB in stop-band and sigma is less than 1dB. It is designed and simulated on MAXPLUS2.
    2022-04-29 09:43:31下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载