登录
首页 » VHDL » 32位元浮点数加法器,用于以VHDL编写的32位元CPU

32位元浮点数加法器,用于以VHDL编写的32位元CPU

于 2022-10-08 发布 文件大小:2.24 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

32位元浮点数加法器,用于以VHDL编写的32位元CPU-32 bits floating-point Add

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.
    ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.-ADC0809 VHDL control procedures, based on the VHDL language, to achieve control of ADC0809.
    2023-01-22 19:10:03下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • pid-vhdl
    基于vhdl的pid控制器设计,可以用quartus等软件实现。数字控制系统pid设计源代码。(Pid controller based on VHDL design, can use the quartus software implementation, etc. Digital pid control system design of source co)
    2014-05-12 21:15:37下载
    积分:1
  • VHDL源代码包
    VHDL源代码包-VHDL source code
    2022-05-22 07:07:38下载
    积分:1
  • FPGA
    基于FPGA的VHDL编程实现各种音频信号,采用的是周立功公司的fusion_startkit开发板。-FPGA-based VHDL Programming realize a variety of audio signals, are used by companies fusion_startkit weeks Ligong development board.
    2022-07-15 20:29:13下载
    积分:1
  • UART to send the complete procedure, including the complete source code of nucle...
    UART的完整发送程序,包括完整的工程核源代码。-UART to send the complete procedure, including the complete source code of nuclear engineering.
    2022-01-28 15:16:09下载
    积分:1
  • Modelsim 5.6 se 简易使用教程
    Modelsim 5.6 se 简易使用教程 -Modelsim 5.6 se easy to use tutorial
    2023-03-01 14:15:03下载
    积分:1
  • 通过VHDL语言的例子,乒乓球运动的FPGA原型样机(2章)是
    应用背景FPGA原型的VHDL例子提供一系列清晰,易于遵循的快速代码开发模板;大量的实际例子来说明和强化的概念和设计技术;现实可实施的项目和测试在Xilinx原型板;深入探索和Xilinx PicoBlaze软核微处理器。关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。
    2022-08-13 14:19:44下载
    积分:1
  • ds18b20_verilgo
    艾米电子的verilog HDL描述的DS18B20的程序(Amy verilog HDL description of the procedures DS18B20)
    2010-10-26 11:25:18下载
    积分:1
  • verilog例子很丰富,几个经典的,希望对初学者有所帮助
    verilog例子很丰富,几个经典的,希望对初学者有所帮助-verilog examples of very rich, a few classic, and want to be helpful for beginners
    2023-03-17 19:05:03下载
    积分:1
  • 696518资源总数
  • 105901会员总数
  • 40今日下载