登录
首页 » Verilog » Verilog数控分频器的设计

Verilog数控分频器的设计

于 2022-11-07 发布 文件大小:17.91 kB
0 96
下载积分: 2 下载次数: 1

代码说明:

分析参考代码中的各语句功能、设计原理、逻辑功能,根据图1的波形提示,编写相应的Testbench文件代码,并用Modelsim进行仿真(仿真可以跳过时钟分频到100hz进程)。 在此基础上进行硬件验证。实验方法为:将clk接20Mhz时钟信号,rst_n接核心板开关S1,fout接发光二极管SD0,预置值d从DKA0-DKA7输入,改变d的输入,从发光二极管SD0判断输出信号的频率。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • viterbi
    维特比译码,卷积编码,verilog编写,2,1,2编码(Victor than decoding, convolution code, verilog write, 2,1,2 coding )
    2011-12-08 23:10:45下载
    积分:1
  • convotion_decode
    用verilog写的卷积码的编码程序以及viterbi译码程序(Use verilog write convolution code coding procedures and viterbi decoding program)
    2012-09-06 20:24:55下载
    积分:1
  • ads7809
    ADS7809是Burr-Brown公司推出的高精度AD采集芯片。它采用5V单电源供电,内含16位 逐次逼近寄存器,采样精度高,功耗小。 用Verilog实现其配置(ADS7809 is a Burr-Brown Introduces High Precision AD capture chip. It uses a single 5V supply, with 16-bit successive approximation register, sampling and high precision, low power consumption. To achieve its configuration with the Verilog)
    2021-04-05 17:09:03下载
    积分:1
  • Enc8b10b
    说明:  serdes中的8B/10B编码 verilog实现(Implementation of 8B / 10B coding Verilog)
    2020-09-13 01:37:58下载
    积分:1
  • MATLAB产生单脉冲信号的数据 exp_rom
    说明:  通过MATLAB产生单脉冲信号的数据,存储下来作为verilog代码实现的DDS的数据源,用于验证DA数据的ddio的调试是否有问题。(The data of monopulse signal generated by MATLAB is stored as the data source of DDS implemented by Verilog code to verify whether the ddio debugging of DA data is problematic.)
    2020-06-23 04:40:02下载
    积分:1
  • 频率计
    说明:  1、能正确显示输入信号频率; 2、测量频率范围为1Hz ~ 999999Hz; 3、测量结果以十进制数字显示; 4、能测量幅值较小的信号频率; 5、有自动刷新输出数据的功能(如5s刷新一次); 6、有自检模块(如产生100Hz的校准方波);(1. It can correctly display the input signal frequency; 2. The frequency range of measurement is 1Hz ~ 99999hz; 3. The measurement results are displayed in decimal; 4. It can measure signal frequency with small amplitude; 5. It has the function of automatically refreshing the output data (e.g. once in 5S); 6. Self checking module (such as generating 100Hz calibration square wave);)
    2020-03-28 16:37:56下载
    积分:1
  • updown
    VHDL Programmes -2 for dumping on FPGA
    2014-02-12 00:22:46下载
    积分:1
  • pci144_vhdl
    PCI vhdl for Fpga designer to design PCI IP
    2007-12-23 20:58:15下载
    积分:1
  • PERI4-DM9000A
    基于FPGA的DM9000A芯片的网络数据采集系统,基于NIOS架构,c语言编程,资料齐全,包含不止5个源程序,绝对受用!(FPGA-based the DM9000A chip network data acquisition system based on NIOS architecture, c programming language, the information is complete, contains more than 5 source code is absolutely good enough!)
    2020-09-16 16:57:55下载
    积分:1
  • 静态时序分析
    说明:  fpga 静态时序分析 是电子工程中,对数字电路的时序进行计算、预计的工作流程,该流程不需要通过输入激励的方式进行仿真。(Static time series analysis is a work flow which can calculate and predict the time series of digital circuits in electronic engineering.)
    2020-06-16 11:10:56下载
    积分:1
  • 696518资源总数
  • 105559会员总数
  • 1今日下载