登录
首页 » VHDL » rs coding vvhdl I do not want to be able to know the specific useful whether you...

rs coding vvhdl I do not want to be able to know the specific useful whether you...

于 2022-11-11 发布 文件大小:15.28 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

rs编码vvhdl 希望能通过 我不晓得具体对大家有用否 希望懂rs编码的多多交流 -rs coding vvhdl I do not want to be able to know the specific useful whether you want to understand a lot of coding rs exchange

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Chebyshev-filter
    利用matlab设计了一个切比雪夫滤波器,并且对滤波器性能进行了仿真分析。(Using the matlab design a chebyshev filter, and has carried on the simulation analysis on filter performance. )
    2013-09-05 20:04:36下载
    积分:1
  • Lcd
    说明:  VHDL资料 很不错的!!!!!!!!!!!(VHDL )
    2009-08-14 22:47:46下载
    积分:1
  • dds正弦发生器代码
    讲述了dds直接数字频率合成的基本原理,同时用VHDL语言编写dds原代码用于生成正弦波,并在ISE开发平台进行仿真和MATLAB验证正弦波输出结果(described dds direct digital frequency synthesis of the basic tenets addition to the use of VHDL prepared dds source used to produce sine, and ISE development platform for simulation and verification MATLAB sine wave output)
    2005-04-21 08:04:15下载
    积分:1
  • 这个免费的CPU
    This free cpu-ip! use verilog
    2023-07-21 16:20:04下载
    积分:1
  • CameraLink_Oserdes2_test
    40M时钟输入经过iserdes倍频到960M(input 40M o clock and output 960M )
    2014-02-25 14:06:38下载
    积分:1
  • dianzhen
    fpga实验板上16*16点阵显示汉字的程序-翻译结果fpga实验板上16*16点阵显示汉字的程序(Experimental fpga board 16* 16 dot matrix display Chinese program- translation results fpga experimental board 16* 16 dot matrix display Chinese characters in the program)
    2013-12-24 16:28:00下载
    积分:1
  • 附件 介绍了如何 使用compxlib命令编译Xilinx的ModelSim仿真库,创建这个仿真库对ISE调用modelsim是必不可少的一步,该法完全自动化,...
    附件 介绍了如何 使用compxlib命令编译Xilinx的ModelSim仿真库,创建这个仿真库对ISE调用modelsim是必不可少的一步,该法完全自动化,免去繁杂的手动操作,是创建这个仿真库最简洁的方法之一-Annex compxlib introduce how to use Xilinx
    2022-03-15 17:10:01下载
    积分:1
  • FPGA
    verilog编写的QPSK发射机的FPGA部分,已经过验证,完全达到要求。调制矢量误差4%(QPSK transmitter verilog prepared by the FPGA portion, has been proven, fully meet the requirements. Modulation vector error of 4 )
    2013-10-08 14:58:23下载
    积分:1
  • 下午5点的代码及说明,verilog代码,几乎所有的IC面试都会问…
    5分代码及说明,verilog代码,几乎所有的IC面试都会问到这个问题,所以总结了一下发了上来,共同学习!-5 pm code and explanations verilog code Almost all the interviews will IC asked this question, summed up in the ranks about fat, learn together!
    2022-02-21 11:34:44下载
    积分:1
  • DVI_LED
    基于DVI协议动态全彩LED大屏幕发送卡设计与实现,成本比较低,效果很好,可以实现高清视频(Dynamic full-color LED large screen based on the DVI protocol send a card design and relatively low cost, good effect, and can achieve high-definition video)
    2012-08-03 13:08:44下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载