-
数字频率计
设计一简易数字频率计,其基本要求是:
1)测量频率范围0~999999Hz;
2)最大读数999999HZ,闸门信号的采样时间为1s;.
3)被测信号可以是正弦波、三角波和方波;
4)显示方式为6位十进制数显示;
5)具有超过量程报警功能。
5)输入信号最大幅值可扩展。
6)测量误差小于+-0.1%。
7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are:
1) The measuring frequency range is 0-999999 Hz.
2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s.
3) The measured signal can be sine wave, triangle wave and square wave.
4) The display mode is 6-bit decimal number display.
5) It has alarm function beyond range.
5) The maximum amplitude of input signal can be expanded.
6) The measurement error is less than +0.1%.
7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
- 2019-06-20 12:47:51下载
- 积分:1
-
verilog-som
拿verilog编写的som(自适应神经网络算法),用于障碍物检测,基于FPGA可综合实验,已经在altera的cylcone上实现(Canal verilog prepared som (adaptive neural network algorithm) for obstacle detection. Based on FPGA synthesis experiments, in altera achieve the cylcone)
- 2020-07-09 20:38:55下载
- 积分:1
-
18B20PLCD
温度液晶显示演示程序
LCD数据线:P0口
LCD控制线:RS P20 RW P21 E P22 BUSY P07
18B20端口DQ :P27
(Temperature of liquid crystal display demo
Data line: P0 LCD
LCD RS P20 RW P21 control line: E P22 BUSY P07
18B20 DQ : P27 port
)
- 2011-12-03 23:04:34下载
- 积分:1
-
tcdg
Encryption has become a part and parcel of our lives and we have accepted the fact that data is going to encrypted and decrypted at various stages. However, there is not a single encryption algorithm followed everywhere. There are a number of algorithms existing, and I feel there is a need to understand how they work. So this text explains a number of popular encryption algorithms and makes you look at them as mathematical formulas.
- 2014-01-29 15:57:35下载
- 积分:1
-
fifo
fifo的代码,经过测试可以使用,很有用处,可以放心使用(a fifo module,the code has been tested and it is usefull)
- 2010-03-02 22:03:30下载
- 积分:1
-
function_automatic
Verilog使用automatic function的範例(Verilog example of the use of the automatic function)
- 2009-06-18 12:01:30下载
- 积分:1
-
ideal_6pulse
理想三相转单相 基于 spwm 的逆变器,可调(Ideal three-phase switch to a single the phase based spwm inverter)
- 2012-11-04 21:15:32下载
- 积分:1
-
DongHo
design a clock using KIT DE1
- 2014-09-19 04:46:23下载
- 积分:1
-
PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过...
PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过。编译器synplicty.Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), the digital technology in the field of communications is widely used, the cases described in VHDL as a PLL reference source has been tuned. Compiler synplicty.Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the data locked up and the descending; Top-level document is PLL.GDF
- 2022-02-01 22:27:36下载
- 积分:1
-
xge_mac_latest.tar
用Verilog编写的以太网控制器,可以使用,里面是全部verilog源码(Ethernet controller based on Verilog, can be used directly, all verilog files)
- 2015-12-21 17:12:51下载
- 积分:1