-
IQ解调器
我必须做智商演示项目。我不知道写代码verilog.so版本请提供matlab和verilog在fpga中的编码实施iq解调器由以下模块组成:射频调制信号、混频器、低通过滤.it包含同相分量、正交分量。
- 2023-05-28 12:45:02下载
- 积分:1
-
4BITMUIT
利用LPM_MUIT宏模块设计一个四位数据乘法器(Use LPM_MUIT macro module design a four data Multiplier)
- 2013-09-05 10:06:52下载
- 积分:1
-
intelmirco
INTEL 微处理器 第八版 答案 从第二章开始,奇数偶数的答案都有。(INTEL microprocessor eighth edition answer from the beginning of the second chapter, the answer has odd and even.)
- 2021-01-19 02:38:43下载
- 积分:1
-
SD_W_R
SD卡读写源代码.用Verilog编写.很不错.值得借鉴.特别对SD卡开发的人员!(SD card reader-writer source code. Prepared to use Verilog. Is pretty good. Be used for reference. In particular, the development of personnel SD card!)
- 2020-12-27 22:09:03下载
- 积分:1
-
endat_c
说明: 用于读取海德汉绝对位置编码器的位置数据。ENDAT2.1接口(Read the data from ENDAT2.1)
- 2021-04-21 18:58:49下载
- 积分:1
-
单周期cpu
根据计算机原理与设计进行设计,完整的单周期cpu,已经仿真完成
- 2022-02-16 08:50:05下载
- 积分:1
-
interr_timer0
interruption routine for PIC16F877
- 2009-12-30 00:43:05下载
- 积分:1
-
adda
说明: 基于FPGA 黑金ALINX 515的 ADDA采样模块源码(需调试)(ADDA Sampling Module Source Code Based on FPGA Heijin ALINX 515)
- 2020-06-20 13:00:01下载
- 积分:1
-
RC6-block-cipher-using-VHDL
VHDL implementation of RC6 encryption algorithm
Test file represent applying all zero input and all zero key
note that result is correct but bytes positions are swapped
- 2020-12-01 22:09:26下载
- 积分:1
-
MultiMIPS
多周期MIPS system vivado实现(Multi-cycle MIPS system vivado)
- 2018-06-24 18:19:29下载
- 积分:1